XJTAG. Boundary Scan Tool. diagnosys.com

Size: px
Start display at page:

Download "XJTAG. Boundary Scan Tool. diagnosys.com"

Transcription

1 XJTAG Boundary Scan Tool diagnosys.com

2 XJLink Overview The XJLink is a small, portable, USB 2.0 to JTAG adapter that provides a high speed interface (480Mbps) to the JTAG chain. The small, lightweight design means the XJLink can easily be moved to the Unit Under Test (UUT), while a number of advanced features make it easy to connect to a wide range of circuit boards. Key Benefits Small, lightweight, portable design: ideal for lab and field work Self-contained licence allowing you to use the XJTAG system on multiple machines Re-configurable unit for multiple UUTs saving costs Your test system where you want it The XJLink contains the license for your XJTAG system. This allows you to easily move your licenses around on and off site to give you maximum flexibility. This also means you aren t tied to one machine to do your XJTAG testing. Light & portable The XJLink can work with a laptop PC with a USB port and can supply power to low-power target systems, so testing can be done even without a source of mains power. This is especially useful if testing has to be done in the field or in a very busy lab. Configurable JTAG interface Only a simple cable assembly is required to connect to your target board no extra adapters needed. The 20-way connector on the XJLink is configurable from your test system. The ability to change the pinmap for the JTAG signals simplifies the process of connecting your XJTAG test system to the Unit Under Test. Features High speed USB 2.0 interface, backwards compatible with USB 1.0 & 1.1 USB bus-powered (no external PSU) TCK clock frequencies up to 50MHz Adjustable JTAG signal termination Automatic signal skew control Handles different cable and board configurations Can supply power to the target board (3.3V, <100mA) JTAG signals are +5V tolerant. Spare signals on JTAG connector can be used to control other items e.g. hold a board in reset / turn on a PSU Advanced connectivity The XJLink has variable signal termination, so it can handle boards both with and without signal termination. The advanced auto-skew control enables you to get the maximum frequency out of your JTAG chain and cable.

3 XJAnalyser Overview XJAnalyser is a visual analysis and debugging tool for devices in your JTAG chain. It provides instant chain verification as part of the simple 3-step set-up, and then gives you an interactive graphical view of the pins on your JTAG devices. You can group pins into busses for easier control, and quickly generate toggling signals to trace connections around your board useful when verifying shorts or opens. XJAnalyser also supports the STAPL/JAM and SVF standards for programming JTAG devices in-system. Key Benefits Allows you to increase yields by setting pin values and tracing signals you can quickly debug your boards, even under BGAs You can reduce time to market by shortening the window from prototype to manufacture Save your budget by removing the need to have multiple download tools for programming devices Graphical circuit debugging When tracing a net around your board with an oscilloscope, set a pin on the net to toggle and capture the signal at different points. If you slip to another pin, you will instantly know that you are no longer tracing the signal of interest. Quickly locate signals you are sending to a device. By monitoring pins with changing values you can, for instance, press a button and quickly locate and display the pin/ball it is connected to, even if there are many thousands of pins/balls on the devices in your chain. JTAG chain interaction The intuitive graphical interface allows rapid interaction with the devices in the JTAG chain without programming or booting any devices on your board. Monitor the states of all the I/O pins in real-time and graphically set pins to output high, low or toggle as required. Simplify low-level access to any devices connected to a JTAG device by grouping pins together into buses (e.g. Data or Address ) and setting values using convenient units (Hex, Binary, Decimal). Avoid damaging your board XJAnalyser generates a warning if you attempt to drive any pin to a state that would put it in conflict with a value being driven to that net from a different source. Graphical view of chain Pin list See the section of the chain of interest. For devices with large numbers of pins/balls, the information can become overwhelming. XJAnalyser solves this problem by enabling you to zoom in on just the balls or pins that you are interested in. You can also display multiple views of the JTAG chain, showing different areas of interest. Flexible control Control the devices in your JTAG chain the way you want to. XJAnalyser offers three methods for controlling pins: directly through the graphic display, or by using the pin list or pin watch. The pin watch also allows you to group pins into busses; you can then write a value to a complete bus all at once. Watch window

4 XJAnalyser Three-click wizard XJAnalyser has a fast, simple setup wizard, to let you start testing and debugging your board straight away. All you have to do is select a JTAG header and a library containing appropriate BSDL files and you can start working with XJAnalyser. Even if you don t have a BSDL file, XJAnalyser will still work with the other devices. CPLD programming You can run STAPL /JAM and SVF files within XJAnalyser. These files are typically used to program devices such as CPLDs and FPGAs. Even if these files were created for a JTAG chain containing just a single device, XJAnalyser can run them on chains containing more devices. Features Plug and play Able to test BGAs and fine-pitch devices Only BSDL files required to get the board up and running Set up pin states e.g. low, high, toggling Trace shorts, opens and other signals Easy low-level access to device pins/busses Clear display of the pins/balls with variable zoom levels and split screen Quickly find and monitor changing pins Program devices with SVF and STAPL files Real-time interaction XJTAG gives you more All of the features above are included when you buy XJAnalyser. The price you pay also includes: XJLink the USB 2.0 to JTAG adapter required to connect your PC to the circuit under test Floating licence held within the XJLink, so you can install the software on a number of machines Demonstration hardware Zoomed out view Zoomed in view Full tutorial opinion Jonathan Healy Design Engineer TTPCom XJTAG has exceeded our expectations. Its unparalleled speed, accuracy and ease-of-use have enabled us to shave days, if not weeks, off the development phase of our wireless reference platforms - important factors in the mobile phone industry where time-to-market is so critical. It's important that we get these complex development boards up and running quickly and verify that each one is built according to the schematics as they are used extensively across the business and cost many thousands of dollars.

5 XJEase Overview XJEase is a high-level programming language that provides you with all of the functionality, flexibility and control you require to create a complete JTAG test solution. Check your board for shorts and opens using the built-in interconnect test and information taken straight from your netlist. Program JTAG devices (e.g. CPLDs, FPGAs) and non-jtag devices (e.g. Flash). Run advanced tests on non-jtag devices. Optimise your test coverage before PCB layout. Key Benefits Reduce your time spent debugging boards due to high precision fault isolation Improve your time to market and reduce project risk by early design verification Reduce your test development time by reusing tests from prototype/design in manufacturing and field support Ongoing time savings by test reuse across projects XJDeveloper Testing non-jtag devices XJDeveloper is a graphical application that enables you to generate the XJEase description of the circuit you want to test. The simple drag-and-drop interface allows you to set up your JTAG chain and categorise all of the non-jtag devices in your circuit quickly and easily, while the built-in netlist explorer provides a simple interface for you to view the connectivity between devices. It s easy in XJEase to use devices in your JTAG chain to check the connections of non-jtag devices. For example, by writing test values to a memory chip and reading them back, you can verify that the data and address lines are free from shorts and opens. You can also run more advanced tests, such as sending and receiving Ethernet packets without booting the processor. Setup your project with XJDeveloper Rapid Test Development The tests for a non-jtag device are written for the device itself, regardless of the rest of your circuit. This allows you to reuse the tests whenever that device is designed into any future circuit, saving you time and money. You also have all the advantages you would expect from a high-level programming language variables, loops, conditional execution and function calls and much more. You can interact with your board in real time, not just set and check values. Testing JTAG devices XJEase uses information from your netlist and Boundary Scan Description Language (BSDL) files to test the connections around the JTAG devices on the board you want to test. BSDL files are generally available for free on component manufacturers websites. With XJEase, you have complete control over the tests and how they are run. XJEase has been designed to make accessing the hardware simple just describe which pins on your non-jtag device should be driven and which ones should be read. You don t need to know about JTAG instructions, or to work out which JTAG device has to drive the pins on the non-jtag device. Free Library You can download a large number of XJEase device files for testing non-jtag devices from. Even if you have never used XJTAG before, it is possible to create a fully functioning test system with no extra programming. If you can t find a file for your exact device, you can download the file for a similar device and make a few changes to adapt it to yours. We also offer a consultancy service to design tests to your exact requirements.

6 XJEase Interconnect test XJEase has a built-in interconnect test for all of the pins on your JTAG devices. Depending on what access is available with boundary scan, the interconnect test will check for a range of shorts and open circuits, including shorts to power and ground, resistive shorts and shorts via an inverter. Pull-up and pull-down resistor checking is also part of the automatic tests. If your board has minimal cross-talk, you can also add in more advanced testing for remote short circuits. +3.3v Having detected an error, the interconnect test will run further tests, adapting to the state of your board, to pinpoint the location of the error. Many of our clients have found faults on boards previously thought to be fault-free. Flash programming Stuck at 1 OK Short Short Resistive short Resistive short Open Stuck at 0 Find a wide range of faults using XJEase interconnect test The XJTAG website has a range of Flash device files for you to download, which include functions to program the Flash with any image. These files simply use the programming algorithms from the device datasheets, as for any other non-jtag device test in XJEase. There s no need to list the connections between the Flash and your JTAG devices XJEase uses your netlist to work this out automatically. The underlying XJEase system then generates the required vectors to program your Flash. Test coverage analysis As soon as you have a basic circuit design, you can check how much of the board is covered by your XJEase test system. You can see where to add extra connections to improve the coverage. This test coverage is automatically calculated from the combination of the XJEase interconnect test and the additional testing of non-jtag devices. XJTAG has produced a Design For Test (DFT) document as a reference guide, covering many of the issues involved in using the full potential of XJEase. CPLD/ FPGA programming Many JTAG devices, such as CPLDs and FPGAs, can be programmed directly using STAPL / JAM or SVF files generated from tools of the device manufacturer. This programming can be done as a standalone process or integrated into your XJEase test system using a single line of code. Integration The COM Interface allows you to integrate XJEase with test executives such as LabVIEW, Visual Basic and other Windows-based custom applications. Comes with XJRunner See the XJRunner Data Sheet for more details. Features Test coverage analysis before you go to PCB layout Built-in adaptive interconnect test Reuse device files to save time free library of standard parts available online Program devices e.g. CPLDs, FPGAs, Flash Advanced testing e.g. Ethernet loopback Integration with custom applications to create a full test system Supported netlists include EDIF 2 0 0, RINF, Protel, PADS-PCB, ALLEGRO and many other formats XJTAG gives you more All of the features above are included when you buy XJEase. The price you pay also includes: XJRunner the specialised run-time environment for executing XJEase tests XJLink the USB 2.0 to JTAG interface required to connect your PC to the circuit under test Floating licence is held within the XJLink, so you can install the software on any number of PCs Demonstration hardware Full tutorial

7 XJIO Board Overview The XJIO board is an expansion unit that will integrate with your XJTAG test system to provide access to otherwise inaccessible areas of your circuit. With a range of digital and analogue I/O on the XJIO board, you can increase test coverage and improve fault isolation. Key Benefits Improve reliability of your boards by increasing analogue and digital test coverage Reduce your debug time by enhanced fault isolation XJTAG can reduce the cost and complexity of your custom test jigs Reach your devices on non-jtag boards with Black box testing Optional 12V Power XJLink Interface Switches and LEDs JTAG to UUT 208 Digital I/O pins 8 Analogue Outputs 8 Analogue Inputs Increased testing You can test more of your boards for opens and shorts by connecting signals from your Unit Under Test (UUT) to the XJIO board. Although often overlooked in test, connectors are a common source of manufacturing faults. This problem will only increase with the emergence of fine pitch and BGA connectors. By adding an XJIO board to your test system, XJTAG can drive signals through your connectors and identify the nature and location of any faults. With onboard DAC and ADC the XJIO board provides a mechanism for analogue as well as digital testing. Using this functionality, even boards with no JTAG components can be Black box tested with XJTAG.

8 XJIO Board Digital interface With 208 bidirectional digital I/O pins, the XJIO board has been designed for maximum connectivity. The I/O pins are all 5V tolerant. The default logic level is 3.3V, or you can re-configure the I/O pins, in blocks of 16, to use any userdefined voltage between 3.3V and 1.8V. Analogue interface The XJIO board has 8 analogue inputs and 8 analogue outputs, controllable via the JTAG interface. The on-board ADC enables analogue measurement e.g. testing a power rail is within limits. The DAC allows analogue inputs on the UUT to be stimulated, improving test coverage of the target board. Power supplies For quick and portable test setup the XJIO board can be powered from USB. Alternatively, if you need more than 80mA of current, there is a connector for a standard 12V power supply. User interaction The switches and LEDs give further flexibility by providing you with a way to interact with your test system. Expandable If more I/O pins are required, XJIO boards can be daisy-chained together via the reconfigurable external JTAG connector to reach the required capacity. All the connectors on the XJIO board are standard IDC, for economical and efficient cable assemblies. Integration You can use the XJIO board with the whole XJTAG product range: Software XJEase includes advanced testing for shorts and opens, and enables you to functionally test and program devices on the board. You can create complex tests for your board, such as Ethernet loopback, or download example tests from the XJTAG website. With the highlevel test description language, you have all the normal programming concepts such as variables, looping and flow control, giving you the flexibility to customise tests to your requirements. The built-in interconnect test, together with the high-level nature of the language, make the process of test development quick and easy, separating the test descriptions from the details of how to implement them in a particular circuit. XJAnalyser is a powerful plug-and-play tool for JTAG chain visualisation and debugging. It provides a graphical view of the devices in a JTAG chain, allowing you to set or disable pin output values and read the input values. It also has the facility to run SVF and STAPL files. You can consider XJAnalyser as a logic analyser and signal generator for the pins on your JTAG devices, allowing greater fault isolation and rapid debug. XJRunner is the specialised run-time environment for executing XJEase tests. With a range of special features it is particularly aimed at board manufacturers and/or in-field testing. In one package, you have interconnect testing, in-system programming, non- JTAG device testing, serial number handling and configurable log files for your audit trail. Features You can configure the voltage of the 208 digital I/O pins 1.8V to 3.3V (5V tolerant) On-board 8 channel ADC and DAC Fully expandable to meet your needs Switches and LEDs for user interaction Black box testing for non-jtag boards Reusable, replacing multiple custom test jigs Standard IDC connectors USB or mains powered Hardware XJLink is the USB to JTAG connector, which contains your XJTAG licence and allows you to connect your computer with your circuit. The simple USB connection allows you to take your XJTAG test system with you wherever you go.

9 XJRunner Overview XJRunner is the specialised run-time environment for executing XJEase tests. With a range of special features it is particularly aimed at board manufacturers and in-field testing. In one package, you have interconnect testing, in-system programming, non-jtag device testing, serial number handling and configurable log files for your audit trail. Key Benefits Improved your QA through configurable logging Allows you to retain the power of control on how boards are tested by third parties User-friendlyenvironment reduces your training costs for production operatives Simple, secure & audited production testing Package your XJEase test system, created by design or test engineers, into a single compressed and encrypted file to ensure consistency in your testing process. Excellent for the shop floor. A simple Run/Stop, Pass/Fail interface makes first pass testing a simple point-andclick operation. Configurable run-time messages can tell the tester about any required procedures both before and after testing each board. Each user can have a separate login. This not only identifies users for audit use, but also allows you to restrict their access to those features they have been trained to use. Serial numbering XJRunner can also program and log serial numbers, or other forms of identification such as MAC addresses. These can be generated by XJRunner, taken from the packaged XJEase system, or be input directly (e.g. from a bar code reader). Powerful, flexible testing Identify faulty boards on the production line with a default set of pass/fail tests. Advanced users can then pinpoint faults by running additional tests and debug procedures. They can also choose to run a particular test, or set of tests, a number of times, or even run a test continuously to help diagnose particularlytricky or intermittent problems on a board. Features Run-time environment for XJEase tests Simple, controlled test execution Handles a variety of serial number systems Log files for audit trail Optional restricted access for test-only users XJTAG gives you more All of the features above are included when you buy XJRunner.The price you pay also includes: XJLink the USB 2.0 to JTAGadapter required to connect your PC to the circuit under test Floating licence, held within the XJLink, so you can install the software on a number of machines Full tutorial Contact INDIA: Head Office DiagnoSYS Electronics Pvt Ltd Gayathri Lake Front No: 118, First Floor Outer Ring Road Hebbal Bangalore Mobile : / New Delhi: Tel: Mobile No: skrishnamurthy@diagnosys.com

10 INDIA: Head Office Diagnosys Electronics (I) Pvt. Ltd. Sales & Support: / No. 118, 1st Floor, Gayathri Lake Front, Outer Ring Road, Near Hebbal Flyover, Bangalore Bangalore: Tel: +91 (0) / Fax: +91 (0) New Delhi: Tel: Mob: sales@diagnosys.com For your local office details please visit our web site: Diagnosys has a policy of continuous product improvement and reserves the right to change technical specifications at any time without prior notice. Diagnosys does not accept liability for errors or misprints in this document.

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 1.0 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...4 4. User Guide...4 4.1.

More information

XJTAG DFT Assistant for

XJTAG DFT Assistant for XJTAG DFT Assistant for Installation and User Guide Version 2 enquiries@xjtag.com Table of Contents SECTION PAGE 1. Introduction...3 2. Installation...3 3. Quick Start Guide...3 4. User Guide...4 4.1.

More information

Saving time & money with JTAG

Saving time & money with JTAG Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use

More information

of Boundary Scan techniques.

of Boundary Scan techniques. SMT TEHNOLOGY Boundary Scan Techniques for Test Coverage Improvement When discussing the JTAG protocol, most engineers immediately think of In System Programming procedures. Indeed, there are numerous

More information

Tools to Debug Dead Boards

Tools to Debug Dead Boards Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype

More information

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the

More information

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies 8 Nov 25 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies 6 Dec 24 Testing and Programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge costs

More information

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge

More information

ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP.

ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP. ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP. PROVIDING BOUNDARY SCAN SOLUTIONS SINCE 2000 1 ontap Product Documentation Table of Contents Introduction... 4 Overview...

More information

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Using the XC9500/XL/XV JTAG Boundary Scan Interface Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates

More information

7 Nov 2017 Testing and programming PCBA s

7 Nov 2017 Testing and programming PCBA s 7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before

More information

Solutions to Embedded System Design Challenges Part II

Solutions to Embedded System Design Challenges Part II Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.

More information

Simulation Mismatches Can Foul Up Test-Pattern Verification

Simulation Mismatches Can Foul Up Test-Pattern Verification 1 of 5 12/17/2009 2:59 PM Technologies Design Hotspots Resources Shows Magazine ebooks & Whitepapers Jobs More... Click to view this week's ad screen [ D e s i g n V i e w / D e s i g n S o lu ti o n ]

More information

the Boundary Scan perspective

the Boundary Scan perspective the Boundary Scan perspective Rik Doorneweert, JTAG Technologies rik@jtag.com www.jtag.com Subjects Economics of testing Test methods and strategy Boundary scan at: Component level Board level System level

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Avoiding False Pass or False Fail

Avoiding False Pass or False Fail Avoiding False Pass or False Fail By Michael Smith, Teradyne, October 2012 There is an expectation from consumers that today s electronic products will just work and that electronic manufacturers have

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

Using SignalTap II in the Quartus II Software

Using SignalTap II in the Quartus II Software White Paper Using SignalTap II in the Quartus II Software Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera Quartus II software version 2.1, helps reduce verification

More information

Scan. This is a sample of the first 15 pages of the Scan chapter.

Scan. This is a sample of the first 15 pages of the Scan chapter. Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test

More information

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company ScanExpress JET Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time Ryan Jones Corelis, Inc. An EWA Technologies Company What Is ScanExpress JET? A powerful combination of boundary-scan

More information

LMH0340/LMH0341 SerDes EVK User Guide

LMH0340/LMH0341 SerDes EVK User Guide LMH0340/LMH0341 SerDes EVK User Guide July 1, 2008 Version 1.05 1 1... Overview 3 2... Evaluation Kit (SD3GXLEVK) Contents 3 3... Hardware Setup 4 3.1 ALP100 BOARD (MAIN BOARD) DESCRIPTION 5 3.2 SD340EVK

More information

Concurrent Programming through the JTAG Interface for MAX Devices

Concurrent Programming through the JTAG Interface for MAX Devices Concurrent through the JTAG Interface for MAX Devices February 1998, ver. 2 Product Information Bulletin 26 Introduction Concurrent vs. Sequential In a high-volume printed circuit board (PCB) manufacturing

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

DMC550 Technical Reference

DMC550 Technical Reference DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505

More information

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by

More information

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0. Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All

More information

VERWER TRAINING AND CONSULTANCY LTD Supporting the PROFIBUS Group UK & PROFIBUS International

VERWER TRAINING AND CONSULTANCY LTD Supporting the PROFIBUS Group UK & PROFIBUS International VERWER TRAINING AND CONSULTANCY LTD Supporting the PROFIBUS Group UK & PROFIBUS International Web: www.verwertraining.com, Email: enquiries@verwertraining.com Tutorial What can I do with ProfiTrace 2?

More information

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

SWITCH: Microcontroller Touch-switch Design & Test (Part 2) SWITCH: Microcontroller Touch-switch Design & Test (Part 2) 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON v2.09 Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Timetable... 2

More information

EEM Digital Systems II

EEM Digital Systems II ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared

More information

UNIT IV CMOS TESTING. EC2354_Unit IV 1

UNIT IV CMOS TESTING. EC2354_Unit IV 1 UNIT IV CMOS TESTING EC2354_Unit IV 1 Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan EC2354_Unit

More information

TRIMBLE GPS / 10MHz REFERENCE MONITOR DISPLAY V January 2015

TRIMBLE GPS / 10MHz REFERENCE MONITOR DISPLAY V January 2015 TRIMBLE GPS / 10MHz REFERENCE MONITOR DISPLAY V1.2-1.4 January 2015 A display and command module for the Trimble Thunderbolt GPS with 10MHz reference oscillator. by Hubbatech Software Revision Notes: 1.2-2014

More information

Integrated Circuit for Musical Instrument Tuners

Integrated Circuit for Musical Instrument Tuners Document History Release Date Purpose 8 March 2006 Initial prototype 27 April 2006 Add information on clip indication, MIDI enable, 20MHz operation, crystal oscillator and anti-alias filter. 8 May 2006

More information

STB Front Panel User s Guide

STB Front Panel User s Guide S ET-TOP BOX FRONT PANEL USER S GUIDE 1. Introduction The Set-Top Box (STB) Front Panel has the following demonstration capabilities: Pressing 1 of the 8 capacitive sensing pads lights up that pad s corresponding

More information

SXGA096 DESIGN REFERENCE BOARD

SXGA096 DESIGN REFERENCE BOARD SXGA096 DESIGN REFERENCE BOARD For Use with all emagin SXGA096 OLED Microdisplays USER S MANUAL VERSION 1.0 TABLE OF CONTENTS D01-501152-01 SXGA096 Design Reference Board User s Manual i 1. INTRODUCTION...

More information

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics - Introduction to JTAG / boundary scan-based testing for 3D integrated systems (C) 2011 - GOEPEL Electronics - www.goepelusa.com Who is GOEPEL? World Headquarters: GÖPEL electronic GmbH Göschwitzer Straße

More information

FPGA Design. Part I - Hardware Components. Thomas Lenzi

FPGA Design. Part I - Hardware Components. Thomas Lenzi FPGA Design Part I - Hardware Components Thomas Lenzi Approach We believe that having knowledge of the hardware components that compose an FPGA allow for better firmware design. Being able to visualise

More information

Comparing JTAG, SPI, and I2C

Comparing JTAG, SPI, and I2C Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more

More information

R5 RIC Quickstart R5 RIC. R5 RIC Quickstart. Saab TransponderTech AB. Appendices. Project designation. Document title. Page 1 (25)

R5 RIC Quickstart R5 RIC. R5 RIC Quickstart. Saab TransponderTech AB. Appendices. Project designation. Document title. Page 1 (25) Appendices 1 (25) Project designation R5 RIC Document title CONTENTS 2 (25) 1 References... 4 2 Dimensions... 5 3 Connectors... 6 3.1 Power input... 6 3.2 Video I... 6 3.3 Video Q... 6 3.4 Sync... 6 3.5

More information

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013. User s Guide 2013. Revision 1.00 JUL 2013 Contents Contents...2 1. Introduction to...4 1.1 Overview of...4 1.2 Key Features of...4 1.3 Key Items of...5 2. Plugging...6 2.1. Equipment required...6 2.2.

More information

Micrel, Inc All rights reserved

Micrel, Inc All rights reserved KSZ8041NL 10Base-T/100Base-TX Physical Layer Transceiver Evaluation Board User s Guide Revision 1.1 / May 2007 Micrel, Inc. 2007 All rights reserved Micrel is a registered trademark of Micrel and its subsidiaries

More information

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on

More information

Embedded Master Module

Embedded Master Module September 14, 2011 G H I Comparison Document Embedded Master Module E l e c t r o n i c s GHI Electronics offers various.net Micro Framework hardware solutions that fit a wide range of applications with

More information

Keysight Technologies x1149 Boundary Scan Analyzer. Technical Overview

Keysight Technologies x1149 Boundary Scan Analyzer. Technical Overview Keysight Technologies x1149 Boundary Scan Analyzer Technical Overview Better Coverage, Better Diagnostics, Best-in-Class Usability Boundary scan has become an indispensable technology as engineers like

More information

Peak Atlas IT. RJ45 Network Cable Analyser Model UTP05. Designed and manufactured with pride in the UK. User Guide

Peak Atlas IT. RJ45 Network Cable Analyser Model UTP05. Designed and manufactured with pride in the UK. User Guide GB05-7 Peak Atlas IT RJ45 Network Cable Analyser Model UTP05 Designed and manufactured with pride in the UK User Guide Peak Electronic Design Limited 2001/2013 In the interests of development, information

More information

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic Connecting To and Programming the LPC2148 Blue Board We have two primary methods of programming the LPC2148 Blue Board. We can use the supplied bootloader with ISP (In-System Programming) or JTAG (better

More information

CoLinkEx JTAG/SWD adapter USER MANUAL

CoLinkEx JTAG/SWD adapter USER MANUAL CoLinkEx JTAG/SWD adapter USER MANUAL rev. A Website: www.bravekit.com Contents Introduction... 3 1. Features of CoLinkEX adapter:... 3 2. Elements of CoLinkEx programmer... 3 2.1. LEDs description....

More information

Kramer Electronics, Ltd. USER MANUAL. Models: VS-162AV, 16x16 Audio-Video Matrix Switcher VS-162AVRCA, 16x16 Audio-Video Matrix Switcher

Kramer Electronics, Ltd. USER MANUAL. Models: VS-162AV, 16x16 Audio-Video Matrix Switcher VS-162AVRCA, 16x16 Audio-Video Matrix Switcher Kramer Electronics, Ltd. USER MANUAL Models: VS-162AV, 16x16 Audio-Video Matrix Switcher VS-162AVRCA, 16x16 Audio-Video Matrix Switcher Contents Contents 1 Introduction 1 2 Getting Started 1 3 Overview

More information

(Cat. No IJ, -IK)

(Cat. No IJ, -IK) (Cat. No. 1771-IJ, -IK) Product Data The Encoder/Counter Module Assembly (cat. no. 1771-IJ or 1771-IK) maintains a count, independent of the processor, of input pulses that may typically originate from

More information

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43 Testability: Lecture 23 Design for Testability (DFT) Shaahin hi Hessabi Department of Computer Engineering Sharif University of Technology Adapted, with modifications, from lecture notes prepared p by

More information

Booya16 SDR Datasheet

Booya16 SDR Datasheet Booya16 SDR Radio Receiver Description The Booya16 SDR radio receiver samples RF signals at 16MHz with 14 bits and streams the sampled signal into PC memory continuously in real time. The Booya software

More information

Digital audio is superior to its analog audio counterpart in a number of ways:

Digital audio is superior to its analog audio counterpart in a number of ways: TABLE OF CONTENTS What s an Audio Snake...4 The Benefits of the Digital Snake...5 Digital Snake Components...6 Improved Intelligibility...8 Immunity from Hums & Buzzes...9 Lightweight & Portable...10 Low

More information

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr Application Note AN2387/D Rev. 0, 11/2002 MPC8xx Using BDM and JTAG Robert McEwan NCSD Applications East Kilbride, Scotland As the technical complexity of microprocessors has increased, so too has the

More information

Memec Spartan-II LC User s Guide

Memec Spartan-II LC User s Guide Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...

More information

BOARD TEST The powerful combination of flying probe test and JTAG test speeds up testing

BOARD TEST The powerful combination of flying probe test and JTAG test speeds up testing BOARD TEST The powerful combination of flying probe test and JTAG test speeds up testing By Olivier Artur (Alcatel CIT), Christophe Lotz (ASTER Ingénierie) and Peter de Bruyn Kops (Acugen Software, Inc.)

More information

TransitHound Cellphone Detector User Manual Version 1.3

TransitHound Cellphone Detector User Manual Version 1.3 TransitHound Cellphone Detector User Manual Version 1.3 RF3 RF2 Table of Contents Introduction...3 PC Requirements...3 Unit Description...3 Electrical Interfaces...4 Interface Cable...5 USB to Serial Interface

More information

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group Virtex-II Pro and VxWorks for Embedded Solutions Systems Engineering Group Embedded System Development Embedded Solutions Key components of Embedded systems development Integrated development environment

More information

Unit V Design for Testability

Unit V Design for Testability Unit V Design for Testability Outline Testing Logic Verification Silicon Debug Manufacturing Test Fault Models Observability and Controllability Design for Test Scan BIST Boundary Scan Slide 2 Testing

More information

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Introduction to testing Logical

More information

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test

More information

Testing Digital Systems II

Testing Digital Systems II Testing Digital Systems II Lecture 2: Design for Testability (I) structor: M. Tahoori Copyright 2010, M. Tahoori TDS II: Lecture 2 1 History During early years, design and test were separate The final

More information

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA

More information

Analog Dual-Standard Waveform Monitor

Analog Dual-Standard Waveform Monitor Test Equipment Depot - 800.517.8431-99 Washington Street Melrose, MA 02176 - TestEquipmentDepot.com Analog Dual-Standard Waveform Monitor 1741C Datasheet Additional Analysis Features Timing Display for

More information

NanoCom ADS-B. Datasheet An ADS-B receiver for space applications

NanoCom ADS-B. Datasheet An ADS-B receiver for space applications NanoCom ADS-B Datasheet An ADS-B receiver for space applications 1 Table of contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 INTRODUCTION... 4 4 OVERVIEW... 4 4.1 HIGHLIGHTED FEATURES... 4 4.2 BLOCK

More information

Product Update. JTAG Issues and the Use of RT54SX Devices

Product Update. JTAG Issues and the Use of RT54SX Devices Product Update Revision Date: September 2, 999 JTAG Issues and the Use of RT54SX Devices BACKGROUND The attached paper authored by Richard B. Katz of NASA GSFC and J. J. Wang of Actel describes anomalies

More information

ivw-ud322 / ivw-ud322f

ivw-ud322 / ivw-ud322f ivw-ud322 / ivw-ud322f Video Wall Controller Supports 2 x 2, 2 x 1, 3 x 1, 1 x 3, 4 x 1 & 1 x 4 Video Wall Array User Manual Rev. 1.01 i Notice Thank you for choosing inds products! This user manual provides

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

AD9884A Evaluation Kit Documentation

AD9884A Evaluation Kit Documentation a (centimeters) AD9884A Evaluation Kit Documentation Includes Documentation for: - AD9884A Evaluation Board - SXGA Panel Driver Board Rev 0 1/4/2000 Evaluation Board Documentation For the AD9884A Purpose

More information

DAC20. 4 Channel Analog Audio Output Synapse Add-On Card

DAC20. 4 Channel Analog Audio Output Synapse Add-On Card DAC20 4 Channel Analog Audio Output Synapse Add-On Card TECHNICAL MANUAL DAC20 Analog Audio Delay Line Lange Wagenstraat 55 NL-5126 BB Gilze The Netherlands Phone: +31 161 850 450 Fax: +31 161 850 499

More information

Digital Integrated Circuits Lecture 19: Design for Testability

Digital Integrated Circuits Lecture 19: Design for Testability Digital Integrated Circuits Lecture 19: Design for Testability Chih-Wei Liu VLSI Signal Processing LAB National Chiao Tung University cwliu@twins.ee.nctu.edu.tw DIC-Lec19 cwliu@twins.ee.nctu.edu.tw 1 Outline

More information

ENGR 1000, Introduction to Engineering Design

ENGR 1000, Introduction to Engineering Design Unit 2: Mechatronics ENGR 1000, Introduction to Engineering Design Lesson 2.3: Controlling Independent Systems Hardware: 12 VDC power supply Several lengths of wire NI-USB 6008 Device with USB cable Digital

More information

In-System Programmability Guidelines

In-System Programmability Guidelines In-System Programmability Guidelines May 1999, ver. 3 Application Note 100 Introduction As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free

More information

ADS Basic Automation solutions for the lighting industry

ADS Basic Automation solutions for the lighting industry ADS Basic Automation solutions for the lighting industry Rethinking productivity means continuously making full use of all opportunities. The increasing intensity of the competition, saturated markets,

More information

MS2540 Current Loop Receiver with RS485 Communication

MS2540 Current Loop Receiver with RS485 Communication MS2540 Current Loop Receiver with RS485 Communication User Manual Metal Samples Company A Division of Alabama Specialty Products, Inc. 152 Metal Samples Rd., Munford, AL 36268 Phone: (256) 358 4202 Fax:

More information

Using on-chip Test Pattern Compression for Full Scan SoC Designs

Using on-chip Test Pattern Compression for Full Scan SoC Designs Using on-chip Test Pattern Compression for Full Scan SoC Designs Helmut Lang Senior Staff Engineer Jens Pfeiffer CAD Engineer Jeff Maguire Principal Staff Engineer Motorola SPS, System-on-a-Chip Design

More information

Page 1 of 6 Follow these guidelines to design testable ASICs, boards, and systems. (includes related article on automatic testpattern generation basics) (Tutorial) From: EDN Date: August 19, 1993 Author:

More information

DM1624, DM1612, DM812

DM1624, DM1612, DM812 Installation Guide Hardware and Software DM Series Digital Processors models DM1624, DM1612, DM812 LECTROSONICS, INC. 1 Installation Specific Information Only This guide covers only installation related

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30 Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 4312 Keywords: MAXQ1850, MAXQ1103, DS5250, DS5002, microcontroller, secure microcontroller, uc, DES, 3DES, RSA,

More information

Press Publications CMC-99 CMC-141

Press Publications CMC-99 CMC-141 Press Publications CMC-99 CMC-141 MultiCon = Meter + Controller + Recorder + HMI in one package, part I Introduction The MultiCon series devices are advanced meters, controllers and recorders closed in

More information

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions: BASCOM-TV With this software module you can generate output directly to a TV - via an RGB SCART connection - from BASCOM (AVR), using a just few resistors and a 20 MHz crystal. Write your program with

More information

Lecture 23 Design for Testability (DFT): Full-Scan

Lecture 23 Design for Testability (DFT): Full-Scan Lecture 23 Design for Testability (DFT): Full-Scan (Lecture 19alt in the Alternative Sequence) Definition Ad-hoc methods Scan design Design rules Scan register Scan flip-flops Scan test sequences Overheads

More information

EXOSTIV TM. Frédéric Leens, CEO

EXOSTIV TM. Frédéric Leens, CEO EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24

More information

Sharif University of Technology. SoC: Introduction

Sharif University of Technology. SoC: Introduction SoC Design Lecture 1: Introduction Shaahin Hessabi Department of Computer Engineering System-on-Chip System: a set of related parts that act as a whole to achieve a given goal. A system is a set of interacting

More information

Remote Diagnostics and Upgrades

Remote Diagnostics and Upgrades Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains

More information

Telephony Training Systems

Telephony Training Systems Telephony Training Systems LabVolt Series Datasheet Festo Didactic en 120 V - 60 Hz 07/2018 Table of Contents General Description 2 Topic Coverage 6 Features & Benefits 6 List of Available Training Systems

More information

Fieldbus Testing with Online Physical Layer Diagnostics

Fieldbus Testing with Online Physical Layer Diagnostics Technical White Paper Fieldbus Testing with Online Physical Layer Diagnostics The significant benefits realized by the latest fully automated fieldbus construction & pre-commissioning hardware, software

More information

Based on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:

Based on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading: Based on slides/material by Topic 4 Testing Peter Y. K. Cheung Department of Electrical & Electronic Engineering Imperial College London!! K. Masselos http://cas.ee.ic.ac.uk/~kostas!! J. Rabaey http://bwrc.eecs.berkeley.edu/classes/icbook/instructors.html

More information

Section 24. Programming and Diagnostics

Section 24. Programming and Diagnostics Section. Programming and Diagnostics HIGHLIGHTS This section of the manual contains the following topics:.1 Introduction... -2.2 In-Circuit Serial Programming... -3.3 Enhanced In-Circuit Serial Programming...

More information

RadarView. Primary Radar Visualisation Software for Windows. cambridgepixel.com

RadarView. Primary Radar Visualisation Software for Windows. cambridgepixel.com RadarView Primary Radar Visualisation Software for Windows cambridgepixel.com RadarView RadarView is Cambridge Pixel s Windows-based software application for the visualization of primary radar and camera

More information

A Step-by-Step Guide to the CableEye Software

A Step-by-Step Guide to the CableEye Software CableEye SOFTWARE INTRODUCTION A Step-by-Step Guide to the CableEye Software This booklet (formerly Applications Guide) provides a self-guided introduction to CableEye. Use it to learn how the software

More information

At-speed testing made easy

At-speed testing made easy At-speed testing made easy By Bruce Swanson and Michelle Lange, EEdesign.com Jun 03, 2004 (5:00 PM EDT) URL: http://www.eedesign.com/article/showarticle.jhtml?articleid=21401421 Today's chip designs are

More information

Ensemble QLAB. Stand-Alone, 1-4 Axes Piezo Motion Controller. Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation

Ensemble QLAB. Stand-Alone, 1-4 Axes Piezo Motion Controller. Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation Ensemble QLAB Motion Controllers Ensemble QLAB Stand-Alone, 1-4 Axes Piezo Motion Controller Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation Configurable open-loop

More information

TMS320C6000: Board Design for JTAG

TMS320C6000: Board Design for JTAG Application Report SPRA584C - April 2002 320C6000: Board Design for JTAG David Bell Scott Chen Digital Signal Processing Solutions ABSTRACT Designing a 320C6000 DSP board to utilize all of the functionality

More information

G4500. Portable Power Quality Analyser. Energy Efficiency through power quality

G4500. Portable Power Quality Analyser. Energy Efficiency through power quality G4500 Portable Power Quality Analyser Energy Efficiency through power quality The BlackBox portable series power quality analyser takes power quality monitoring to a whole new level by using the revolutionary

More information

ENGR 1000, Introduction to Engineering Design

ENGR 1000, Introduction to Engineering Design ENGR 1000, Introduction to Engineering Design Unit 2: Data Acquisition and Control Technology Lesson 2.4: Programming Digital Ports Hardware: 12 VDC power supply Several lengths of wire NI-USB 6008 Device

More information

ivw-fd133 Video Wall Controller MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Page i Rev. 1.

ivw-fd133 Video Wall Controller MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Page i Rev. 1. MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Rev. 1.01 Page i Copyright COPYRIGHT NOTICE The information in this document is subject to change without prior

More information