Design Techniques of FPGA Based Random Number Generator

Size: px
Start display at page:

Download "Design Techniques of FPGA Based Random Number Generator"

Transcription

1 Desig Techiues of FPGA Base Rao Nuber Geerator Pog P. Chu a Robert E. Joes Departet of Electrical a Coputer Egieerig, Clevela State Uiversity, Clevela, Ohio 445 NASA Gle Research Ceter, Clevela, Ohio 44 ABSTRACT Rao ubers are reuire i a wie variety of applicatios. As igital systes becoe faster a eser, it is feasible, a freuetly ecessary, to ipleet rao uber geerators irectly i harware. I this paper, we escribe techiues suitable for harware ipleetatio, icluig oe-bit true rao uber geerator, oe-bit LFSR (Liear Feebac Shift Register) geerator, ultiplebit LFSR geerator, ultiple-bit leap-forwar LFSR geerator, a ultiple-bit lagge Fiboaci geerator. We also iscuss the beefit of each techiue a its circuit copleity, particularly for ipleetatio utilizig FPGA (Fiel Prograable Gate Array) evices. I. INTRODUCTION Rao ubers are reuire i a wie variety of applicatios, icluig ata ecryptio, circuit testig, syste siulatio a Mote Carlo etho. I the past, the rao uber geeratio was ostly oe by software. However, as igital systes becoe faster a eser, it is feasible, a freuetly ecessary, to ipleet the geerator irectly i harware. Although the software-base ethos are well uerstoo [] [4] [5] [7], they freuetly reuire cople arithetic operatios a thus are ot feasible to be costructe i harware. Ieally, the geerate rao ubers shoul be ucorrelate a satisfy ay statistical test for raoess. A geerator ca be either truly rao or pseuo rao. The forer ehibits true raoess a the value of uber is upreictable. The later oly appears to be rao. The seuece is actually base o specific atheatical algoriths a thus the patter is repetitive a preictable. However, if the cycle perio is very large, the seuece appears to be o-repetitive a rao. Although it is possible to ipleet a true rao uber geerator i harware, it is slow a relatively epesive. The ai focus of this paper is o pseuo rao uber geerators. For siplicity, we will rop the wor pseuo i our iscussio. This paper provies a overview o the ethos that are suitable for harware ipleetatio, outlies the basic esig a iscusses their relative beefits. I reaiig paper, sectio II iscusses the ipleetatio of a true, theral-oise base rao uber geerator; sectios III a IV escribe sigle-bit a ultiple-bit geerator base o LFSR; sectio V shows a special leap-forwar LFSR ipleetatio for ultiple-bit geerator; sectio VI iscusses a ore coplicate lagge Fiboaci approach; a last sectio suarizes the paper. II. TRUE RANDOM NUMBER GENERATOR True raoess ca be erive fro certai physical pheoea, such as the tie betwee tics fro a Geiger couter epose to raioactive aterials. I electroic circuit, theral oise is freuetly use as the source of raoess because of its well-ualifie spectral a statistical properties. A represetative ipleetatio [8] is show i Figure. I this circuit, the source of the oise is the theral oise of a precisio resistor, which is represete as V oise. It is aplifie by a low-oise aplifier a the passe to a high-spee coparator. The threshol of the coparator (V ref ) correspos to the ea voltage of the iput oise sigal. The output of the coparator is saple a latche to a register. The latche sigal is a oe-bit biary sigal that ehibits true raoess. The true rao uber geerator is fairly ivolve sice it ees to preserve a aplify the theral oise, a at the sae tie shiel all eteral isturbaces. It cosists of aily aalog copoets a caot be ipleete by pure igital circuitry. The ie-sigal ipleetatio sigificatly icreases the syste copleity. This ipleetatio is also relatively slow a caot atch the high-spee igital circuit. Oe ajor applicatio of the true rao uber is to geerate the iitial see for pseuo rao uber geerator. III. SINGLE-BIT RANDOM NUMBER GENERATOR USING LFSR A sigle bit rao uber geerator prouces a value of or. The ost efficiet ipleetatio is to use a LFSR (Liear Feebac Shift Register) []. It is base o the recurrece euatio: Chu Chu Voise = a a L a low oise ap Vref coparator saplig & latchig -bit output Figure. A True -bit Rao Nuber Geerator Here, i is the i th uber geerate, a i is a pre-eterie

2 costat that ca be either or, a a are AND operator XOR (e ) operator respectively. euatio iplies that a ew uber ( ) utilizig (,, L, ) through a uece of AND XOR operatios. geerate patter will repeat itself after a certai. ow as the perio of the erator. I a LFSR, the achievable perio is eterie by which is. I orer to achieve the aiu perio, a special set of a i. I these sets, ost ai s are, a oly two to four of the are. Thus, the actual recurrece euatio is fairly siple. Despite of its siplicity, the recurrece euatios are ifferet for ifferet values of. May tets, such as [] [], have tables that list the recurrece euatios ehaustively. Table i Figure lists the recurrece euatios for with values fro to 8. For eaple, whe is 4, the euatio becoes: = 4 Assue the iitial see (i.e.,,, 4 ) is. The rao uber seuece ca be obtaie by the euatio: Note that the patter repeats itself after 5 ubers. The step is to ipleet the recurrece euatio i harware. The ew value,, epes o previous values, L, a thus -bit registers are reuire to,, Recurrece euatio Figure. Saple Recurrece Euatios store these values. After a ew value is geerate, the olest store value is o loger eee for future geeratio a ca be iscare to ae place for the ew value. This ca be oe by a -slot shift register, which shifts out the olest value a shifts i a ew value i every cloc cycle. I aitio to the register, few XOR gates are also reuire to perfor eclusive-or operatio. Let us use the previous eaple of =4 agai. We ee 4 -bit registers to store the reuire values. Let,, a be the outputs of registers, a _, _, _ a _ be their values. The Boolea euatios for these registers ca be writte as: = = = ipleetatio is show i Figure (the ychroous coectios are oitte for clarity). A LFSR rao uber geerator is a very efficiet -bit shift register a to its operatio is etreely fast. I soe FPGA evices, aize as shift registers a further reuce the LFSR ipleetatio has show ay ice statistical uber. Furtherore, sice the perio grows epoetially with the size of the register, large o-repetitive seueces ruig at GHz, the perio is ore tha 5 years. iitial see is eee The see correspos to the iitial coitio of the registers. It ca be ay state ecept for all cobiatio (i.e.,, which causes to be stuc at zero fo Oe way to fi the proble is to a a special circuit that s coitios a value accorigly. The circuit ow as e Bruij couter, cosists a. It to. euatios for a 4-bit e Bruij couter are -bit output Figure. 4-bit LFSR D5 Chu

3 = = = = ) ( ) ( The rao seuece ow has a etra a is show below (the ew is uerlie): Its bloc iagra is show i Figure 4. Note that the e Bruij couter estroys the liearity of the syste a the recurrece euatio ca o loger be applie for all i. statistical tests. This shoul ot coe to a surprise sice a ew rao uber eeps ost bits fro the ol uber a cotais oly -bit ew iforatio. To overcoe the correlatio proble, it is ecessary to replace all bits i the rao uber rather tha just oe bit. There are several ways to o it a they are iscusse i the Sigle LFSR Leap-forwar LFSR (8) (5) (8) () () () (5) () () (6) (5) (6) (7) () (9) (4) (5) (9) () (7) (4) () (4) () () (4) () () () () _ Figure 5. 4-bit Rao Seuece of fro Sigle-LFSR a Leap-forwar LFSR Methos subseuet subsectios. _ IV. MULTIPLE-BIT RANDOM NUMBER GENERATOR USING LFSR Soe applicatios reuire ore accuracy a ee ore tha a sigle-bit rao uber. Sice the ubers prouce by a sigle-bit LFSR rao uber geerator are ucorrelate, oe way to obtai a ultiple-bit rao uber is to accuulate several sigle-bit ubers. There are several techiues to achieve this a they are iscusse i below. A. Sigle-LFSR Metho -bit output Figure 4. 4-bit e Bruij Couter The Sigle-LFSR etho reuires oly oe LFSR. It utilizes the values store i shift register to for a ultiplebit uber. For eaple, if a 4-bit rao uber is eee, we ca use the output of register of the 4-bit LFSR show i Figure (i.e.,,, a ). The geerate 4- bit seuece is show i the left colu of Figure 5. Note that all possible 4-bit cobiatios, ecept for, appear i the seuece. Although this ipleetatio is siple, the geerate rao ubers are highly correlate a fail ay B. Sigle-LFSR with a Couter Metho This ipleetatio cosists of a sigle LFSR a a couter. This etho replaces ew bits oe at a tie. A - bit rao uber reuires shift operatios of a LFSR to for a ew uber. As log as is relatively prie to the perio of the LFSR, the -bit uber will cycle through all possible states. I orer to eep trac the uber of shift operatio, a aitioal oulo- coutig circuit is reuire. The couter will geerate a special eable sigal that is asserte oce every cloc cycles. The LFSR will operate as usual. However, its output is iterprete as vali oly whe the eable sigal of the couter is asserte. The isavatage of this approach, of course, is the operatio spee. Clearly, the rao uber geerator is slower by a factor. C. Parallel-LFSR etho Parallel-LFSR etho is a straightforwar etesio of the previous sigle-bit rao uber geerator etho. It utilizes copies of ietical oe-bit geerator harware to geerate bits cocurretly. The ajor avatage of this etho is the operatio spee, which is ietical to that of a sigle-bit geerator. However, this etho also reuires a large aout of harware. First, copies of LFSRs are reuire. Seco, each LFSR ust have a ifferet see i orer to avoi correlatio. Sice logic cells of ost FPGA chips oes ot cotais both reset a preset iputs, aitioal iitializatio circuit is reuire. Recall that the D5 Chu

4 origial LFSR ees oly few XOR gates. The iitializatio circuit ay sigificatly icrease the circuit copleity. Aother cocer of parallel LFSR etho is the poor utilizatio of FPGA s resource. FPGA evices are ae of a collectio of geeric logic cells, which orally cotai a prograable cobiatioal circuit plus oe or two registers. Sice LFSRs reuire little cobiatioal circuitry, logic cells are ot fully utilize. A better approach is to use the ebee SRAM, which will be iscusse i sectio VI. V. MULTIPLE-BIT LEAP-FORWARD LFSR Leap-forwar LFSR etho utilizes oly oe LFSR a shifts out several bits. However, ulie the couter etho of sectio IV, all shifts are perfore i oe cloc cycle; i.e., ultiple steps are oe i the recurrece euatio. This etho is base o the observatio that a LFSR is a liear syste a the register state ca be writte i vector forat: ( i + ) = A ( i) I this euatio, ( i +) a (i) are the cotet of shift register at (i+) th a i th steps, a A is the trasitio atri. After the LFSR avaces steps, the euatio becoes ( i + ) = A ( i + ) = A ( A ( i + )) = A ( i + ) = A ( i + ) = LL = A ( i) We ca calculate A a eterie the XOR structure accorigly. The ew circuit ca leap steps i oe cloc cycle. It still cosists the ietical shift register although the feebac cobiatioal circuitry becoes ore cople. The actual ipleetatio ca be best eostrate by a eaple. Let us use the 4-bit LFSR i Figure as a eaple. It ca be writte as ( i + ) = A ( i) where = a A = Assue that we ee a four-bit rao uber geerator a thus we have to avace 4 steps at a tie. The ew 4 trasitio atri, A, becoes: 4 A = For the purpose of circuit ipleetatio, the euatio ca be writte as = After perforig atri ultiplicatio, we ca erive the feebac euatio for each sigal: = = = = The correspoig bloc iagra is show i Figure 6 a the four-bit output rao seuece is show i the right colu of Figure 5. Leap-forwar LFSR etho achieves its goal by utilizig etra cobiatioal circuit istea of uplicate LFSRs. For sall, the cobiatioal circuit is ot very cople. It is ieal for FPGA evices sice it balaces register a cobiatioal circuitry a fully utilizes the resource of logic cells. However, for very large, the XOR structure grows very large a becoes the oiat factor. VI. MULTIPLE-BIT LAGGED FIBONNACI GENERATOR Lagge Fiboaci etho processes a -bit wor irectly. It is govere by a recurrece euatio: = where l > > l Figure 6. 4-bit Leap-forwar LFSR I this euatio,, l a are all -bit wors, a represet the values at th, (-l) th a (-) th steps respectively. The sybol eotes a operator, which ca 4-bit output D5 4 Chu

5 be bit-wise XOR, aitio or ultiplicatio. I orer to obtai goo raoess properties a the largest possible perio, l, a have to be carefully chose. Tables of recurrece euatios are available i the literature [4] [7]. I geeral, cople operator perfors better tha siple operator oes sice it provies ore utatio aog the iiviual bits. Aitio is the ost cooly use operator a the correspoig ipleetatio has bee stuie i ore etail. Lagge Fiboaci etho is cosiere to be the best pseuo rao geerator [5] [6] [7]. Note that the parallel-lfsr etho ca be cosiere as a special case of the lagge Fiboaci etho. file ca be replace by a FIFO (first-i-first-out) buffer, which ca be ipleete by SRAM. The coceptual bloc iagra is show i Figure 8. The SRAM is orgaize as a circular ueue, with a poiter hea poitig to the olest eleet of the buffer (i.e., ). The other two locatios (i.e., l a) are costats relative to hea a ca be easily erive. I this ipleetatio, l a are rea fro SRAM a passe to circuit, a the result is LL l hea + L l+ l M l M To ipleet this etho, we ee l -bit registers to eorize l past values a a circuit to perfor operatio. The bloc iagra is show i Figure 7. This approach reuires a large uber of registers, which causes poor logic cell utilizatio i FPGA, as we iscusse i previous sectio. A better alterative is to utilize the ebee SRAM. Note that the access patter is very regular a thus the register -bit output Figure 7. Direct Ipleetatio of Lagge Fiboaci Geerator Figure 8. Coceptual SRAM Ipleetatio of Lagge Fiboaci Geerator writte to. I cloc cycle, hea oves ahea oe step (i.e., the value of hea is icrease by ) a the process is repeate. Note that the ol value of is overwritte by the ew value of l iscare a. The rough bloc iagra is show i Figure 9. Sice the structure of the ebee SRAM varies sigificatly for FPGA chips, the actual ipleetatio is evice epeet. Basically, the operatio ees two eory reas a oe eory write. It reuires three cycles for a sigle port SRAM a two cycles for a ual-port SRAM. I ay FPGA chips, SRAM is orgaize as a collectio of sall SRAM oules istribute over the logic blocs. It is possible to perfor two reas at ifferet SRAM oules at the sae tie a further reuce the uber of cycles. D5 5 Chu

6 + ata aress SRAM l hea +(l-) +l aress of aress of aress of l Figure 9. Bloc Diagra of SRAM-Base Lagge Fiboaci Geerator []. P. Alfe, Efficiet Shift Registers, LFSR Couters, a Log Pseuo-Rao Seuece Geerators, Xili Applicatio Note, 995. []. P. H. Barell, W. H. McAey a J. Savir, Buil-i Test for VLSI: Pseuo-rao Techiues, Joh Wiley a Sos, 987. []. F. Jaes, A Review of Pseuo-rao Nuber Geerators, Coputer Physics Couicatios 6, 99. [4]. D.E. Kuth, The Art of Coputer Prograig Vol. : Seiuerical Methos ( eitio), Aiso-Wesley, Reaig, Mass., 98. [5]. P. L'Ecuyer, Rao Nubers for Siulatio, Co. ACM :, 99. [6]. P. L'Ecuyer, Efficiet a Portable Cobie Rao Nuber Geerators, Co. ACM :6, 988. [7]. G.A. Marsaglia, A Curret View of Rao Nuber Geerators, Coputatioal Sciece a Statistics: The Iterface, e. L. Balliar, Elsevier, Astera, 985. [8]. Quatu Worl Corporatio, QNG Moel JKP True Rao Nuber Geerator Users Maual, 998 I FPGA ipleetatio, aitio is preferre for the operator sice it provies proper perutatio betwee iiviual bits a aitio circuit ca be efficietly sythesize i ost evices. Oe other cocer is the iitializatio of lagge Fiboaci etho, which reuires l - bit wie sees. Freuetly, it is oe by usig a sall oe-bit LFSR geerator to fill the eory urig the syste iitializatio. VII. SUMMARY We have eaie several eig techiues for harware rao uber geerators a their feasibility for FPGA evices. For a sigle-bit rao uber geerator, LFSR is the ost effective etho. Whe ultiple bits are reuire, LFSR ca be etee by utilizig etra tie (as i couter etho) or etra circuitry (as i parallel LSFR etho a leap-forwar LSFR etho). For a sall uber of bits, leap-forwar LFSR etho is ieal sice it balaces the cobiatioal circuitry a register a thus fully utilizes the FPGA's resource. For a large uber of bits, lagge Fiboaci etho is preferre. Its circuit is ore cople a reuires ebee SRAM for efficiet ipleetatio. ACKNOWLEDGEMENTS Part of Dr. Pog Chu s wor was supporte by NASA Grat NAG-4. REFERENCES D5 6 Chu

EE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures

EE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures EE260: igital esig, prig 208 4/3/8 EE 260: Itroductio to igital esig equetial Logic Elemets ao Zheg epartmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa equetial ircuits ombiatioal Logic: Output

More information

Chapter 7 Registers and Register Transfers

Chapter 7 Registers and Register Transfers Logic ad Computer Desig Fudametals Chapter 7 Registers ad Register Trasfers Part 2 Couters, Register Cells, Buses, & Serial Operatios Charles Kime & Thomas Kamiski 28 Pearso Educatio, Ic (Hyperliks are

More information

Read Only Memory (ROM)

Read Only Memory (ROM) ECE 545 igital System esig with VHL Lecture A igital Logic Reresher Part A Combiatioal Logic Buildig Blocks Cot. Problem 2 What is a size o ROM with a 4-bit address iput ad a 8-bit data output? What is

More information

Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing

Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing Article Eergy-Efficiet FPGA-Based Parallel Quasi-Stochastic Computig Ramu Seva, Prashathi Metku * ad Misu Choi Departmet of Computer Egieerig, Missouri Uiversity of Sciece & Techology, 4 Emerso Electric

More information

DIGITAL SYSTEM DESIGN

DIGITAL SYSTEM DESIGN DIGITAL SYSTEM DESIGN Buildig Block Circuit Rather tha buildig ytem at the gate level, ofte digital ytem are cotructed from higher level, but till baic, buildig block circuit. Multiplexer, decoder, flip-flop,

More information

A Proposal for the LDPC Decoder Architecture for DVB-S2

A Proposal for the LDPC Decoder Architecture for DVB-S2 A Proposal for the LDPC Decoder Architecture for DVB-S Harihara S.G, M.Girish Chadra, B.S. Adiga, D.N. Praod, P. Balauralidhar bedded Systes Group, ata Cosultacy Services, Bagalore, INDIA. { harihara.g,.gchadra,

More information

Logistics We are here. If you cannot login to MarkUs, me your UTORID and name.

Logistics We are here. If you cannot login to MarkUs,  me your UTORID and name. Logistics We are here 8 Week If you caot logi to arkus, email me your UTORID ad ame. heck lab marks o arkus, if it s recorded wrog, cotact Larry withi a week after the lab. Quiz average: 8% Assembly Laguage

More information

Polychrome Devices Reference Manual

Polychrome Devices Reference Manual Polychrome Devices Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com

More information

Image Intensifier Reference Manual

Image Intensifier Reference Manual Image Itesifier Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com

More information

L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture

L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture L-CBF: A Low-Power, Fast Coutig Bloom Filter Architecture Elham Safi, Adreas Moshovos, ad Adreas Veeris Electrical ad Computer Egieerig Departmet Uiversity of Toroto {elham, moshovos, veeris@eecg.utoroto.ca}

More information

CODE GENERATION FOR WIDEBAND CDMA

CODE GENERATION FOR WIDEBAND CDMA ST JOURAL OF SYSTEM RESEARCH - VOL1 - UMBER 1 CODE GEERATIO FOR WIDEBAD CDMA Daiele Lo Iacoo Ettore Messia Giuseppe Avelloe Agostio Galluzzo Fracesco Pappalardo STMicroelectroics This paper presets a overview

More information

Working with PlasmaWipe Effects

Working with PlasmaWipe Effects Workig with PlasmaWipe Effects Workig with PlasmaWipe Effects PlasmaWipe effects are real-time plug-i effects that use gradiet image bitmaps to create wipes ad segmet effects. There are 64 preset effects,

More information

LAN CABLETESTER INSTRUCTION MANUAL I. INTRODUCTION

LAN CABLETESTER INSTRUCTION MANUAL I. INTRODUCTION LAN CABLETESTER 4 INSTRUCTION MANUAL ftnf I. INTRODUCTION The LAN Cable Tester is an easy and effective cable tester with the ability to identify cable failures, check wiring, and easure cable length in

More information

Mullard INDUCTOR POT CORE EQUIVALENTS LIST. Mullard Limited, Mullard House, Torrington Place, London Wel 7HD. Telephone:

Mullard INDUCTOR POT CORE EQUIVALENTS LIST. Mullard Limited, Mullard House, Torrington Place, London Wel 7HD. Telephone: Mullard INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited, Mullard House, Torrigto Place, Lodo Wel 7HD. Telephoe: 01-580 6633 INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited have bee maufacturig ferrite

More information

Estimating PSNR in High Definition H.264/AVC Video Sequences Using Artificial Neural Networks

Estimating PSNR in High Definition H.264/AVC Video Sequences Using Artificial Neural Networks RADIOEGIEERIG, VOL. 7, O. 3, SEPTEMBER 008 3 Estiating PSR in High Definition H.64/AVC Video Sequences Using Artificial eural etworks Martin SLAIA, Václav ŘÍČÝ Dept. of Radio Electronics, Brno University

More information

Computer Organization

Computer Organization Computer Organization Douglas Comer Computer Science Department Purue University 25 N. University Street West Lafayette, IN 4797-266 http://www.cs.purue.eu/people/comer Copyright 26. All rights reserve.

More information

Randomness Analysis of Pseudorandom Bit Sequences

Randomness Analysis of Pseudorandom Bit Sequences 2009 Iteratioal Coferece o Computer Egieerig ad Applicatios IPCSIT vol.2 (2011) (2011) IACSIT Press, Sigapore Radomess Aalysis of Pseudoradom Bit Sequeces Rashidah Kadir 1+ ad Mohd Aizaii Maarof Faculty

More information

PROBABILITY AND STATISTICS Vol. I - Ergodic Properties of Stationary, Markov, and Regenerative Processes - Karl Grill

PROBABILITY AND STATISTICS Vol. I - Ergodic Properties of Stationary, Markov, and Regenerative Processes - Karl Grill PROBABILITY AND STATISTICS Vol. I Ergodic Properties of Statioary, Markov, ad Regeerative Processes Karl Grill ERGODIC PROPERTIES OF STATIONARY, MARKOV, AND REGENERATIVE PROCESSES Karl Grill Istitut für

More information

Facial Expression Recognition Method Based on Stacked Denoising Autoencoders and Feature Reduction

Facial Expression Recognition Method Based on Stacked Denoising Autoencoders and Feature Reduction 206 3 rd Iteratioal Coferece o Egieerig Techology ad Applicatio (ICETA 206) ISBN: 978--60595-383-0 Facial Expressio Recogitio Method Based o Stacked Deoisig Autoecoders ad Feature Reductio Ju Zhao, Ya

More information

FPGA Implementation of High Performance LDPC Decoder using Modified 2-bit Min-Sum Algorithm

FPGA Implementation of High Performance LDPC Decoder using Modified 2-bit Min-Sum Algorithm Second International Conference on Coputer Research and Developent FPGA Ipleentation of High Perforance LDPC Decoder using Modified 2-bit Min-Su Algorith Vikra Arkalgud Chandrasetty and Syed Mahfuzul Aziz

More information

Quality improvement in measurement channel including of ADC under operation conditions

Quality improvement in measurement channel including of ADC under operation conditions Quality improvemet i measuremet chael icludig of ADC uder operatio coditios 1 Romuald MASNICKI, 2 Jausz MINDYKOWSKI 1, 2 Gdyia Maritime iversity, ul. Morska 81-83, 81-225 Gdyia, POLAND, tel. (+48 58) 6109

More information

STx. Compact HD/SD COFDM Transmitter. Features. Options. Accessories. Applications

STx. Compact HD/SD COFDM Transmitter. Features. Options. Accessories. Applications Compact HD/SD COFDM Trasmitter Features SD ad HD ecodig 200mW RF output power Optimized for size Superior broadcast grade video Wide selectio of video iputs MPEG-4 Part-10/H.264 Two moo audio chaels Very

More information

NIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY.

NIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY. NIIT Logotype The NIIT logotype is always preseted i a fixed cofiguratio. The desig of the logotype is based o a typeface called Egyptia. The letters N I I T has bee specially desiged ad letter-spaced.

More information

8825E/8825R/8830E/8831E SERIES

8825E/8825R/8830E/8831E SERIES FETURES IDC for 0.635mm flat ribbo cable (#30 WG, Straded) Highly reliable 2 poit coectio Low isertio ad withdrawal force Oe-Touch lockig ejector system Pateted ribbo cable cotact desig protects agaist

More information

Lab 3 : CMOS Sequential Logic Gates

Lab 3 : CMOS Sequential Logic Gates CARLETON UNIERSITY epartment of Electronics ELEC-3500 igital Electronics September 30, 2005 Lab 3 : CMOS Seuential Logic Gates esign an Specification of Seuential Logic Gates an Librar Cell igital esigns

More information

An Industrial Case Study for X-Canceling MISR

An Industrial Case Study for X-Canceling MISR An Industrial Case Study for X-Canceling MISR Joon-Sung Yang, Nur A. Touba Coputer Engineering Research Center University of Texas, Austin, TX 7872 {jsyang,touba}@ece.utexas.edu Shih-Yu Yang, T.M. Mak

More information

Line numbering and synchronization in digital HDTV systems

Line numbering and synchronization in digital HDTV systems Lie umberig ad sychroizatio i digital HDTV systems D. (VURT) I cotrast to aalogue televisio systems where lie umberig is covetioally liked to the vertical sychroizatio, digital televisio offers the possibility

More information

T-25e, T-39 & T-66. G657 fibres and how to splice them. TA036DO th June 2011

T-25e, T-39 & T-66. G657 fibres and how to splice them. TA036DO th June 2011 T-25e, T-39 & T-66 G657 fibres ad how to splice them TA036DO0018-03 10 th Jue 2011 What is G657 fibre? G657 is a ew class of sigle mode fibre which ca be bet more severely the ormal G652 sigle mode without

More information

A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)

A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR) A Simulatio Experimet o a Built-I Self Test Equipped with Pseudoradom Test Patter Geerator ad Multi-Iput Shift Register (MISR) Afaq Ahmad Departmet of Electrical ad Computer Egieerig College of Egieerig,

More information

Design for Verication at the Register Transfer Level. Krishna Sekar. Department of ECE. La Jolla, CA RTL Testbench

Design for Verication at the Register Transfer Level. Krishna Sekar. Department of ECE. La Jolla, CA RTL Testbench Design for Verication at the Register Transfer Level Indradeep Ghosh Fujitsu Labs. of Aerica, Inc. Sunnyvale, CA 94085 USA Krishna Sekar Departent of ECE Univ. of California, San Diego La Jolla, CA 92093

More information

THE BEST F NEWS DESIGN 36TH ANNUAL CREATIVE COMPETITION

THE BEST F NEWS DESIGN 36TH ANNUAL CREATIVE COMPETITION The Society for News Desig THE BEST F NEWS DESIGN 36TH ANNUAL CREATIVE COMPETITION 2014 CALL FOR ENTRIES FEB. 18, 2015 U.S. DEADLINE NON-U.S. DEADLINE THE BEST OF NEWS DESIGN CREATIVE COMPETITION Thirty-sixth

More information

RELIABILITY EVALUATION OF REPAIRABLE COMPLEX SYSTEMS AN ANALYZING FAILURE DATA

RELIABILITY EVALUATION OF REPAIRABLE COMPLEX SYSTEMS AN ANALYZING FAILURE DATA It. J. Mech. Eg. & Rob. Res. 2013 G Gurumahesh et al., 2013 Research Paper ISSN 2278 0149 www.ijmerr.com Vol. 2, No. 1, Jauary 2013 2013 IJMERR. All Rights Reserved RELIABILITY EVALUATION OF REPAIRABLE

More information

Overview: Logic BIST

Overview: Logic BIST VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in

More information

Manual RCA-1. Item no fold RailCom display. tams elektronik. n n n

Manual RCA-1. Item no fold RailCom display. tams elektronik. n n n Maual RCA-1 Item o. 45-02016 1-fold RailCom display Eglish RCA-1 Table of cotets 1. Gettig started...3 2. Safety istructios...5 3. Backgroud iformatio: RailCom...6 4. Operatig mode of the RCA-1...8 5.

More information

Reliable Transmission Control Scheme Based on FEC Sensing and Adaptive MIMO for Mobile Internet of Things

Reliable Transmission Control Scheme Based on FEC Sensing and Adaptive MIMO for Mobile Internet of Things Joural of Commuicatios Vol. 9, No., December 04 Reliable Trasmissio Cotrol Scheme Based o FEC Sesig ad Adaptive MIMO for Mobile Iteret of Thigs Yog Ji, Feg Li, Ya Fa, Ruigag Li, ad Hua Dai School of Computer

More information

Mathematical Model of the Pharmacokinetic Behavior of Orally Administered Erythromycin to Healthy Adult Male Volunteers

Mathematical Model of the Pharmacokinetic Behavior of Orally Administered Erythromycin to Healthy Adult Male Volunteers Sybiosis wwwsybiosisolieorg wwwsybiosisoliepublishigco Research Article SOJ Pharacy & Pharaceutical Scieces Ope Access atheatical odel of the Pharacokietic Behavior of Orally Adiistered Erythroyci to Healthy

More information

2 Specialty Application Photoelectric Sensors

2 Specialty Application Photoelectric Sensors SMARTEYE X-PRO XP10 XP10 -- Extremely High Speed Sesor 2 Specialty Applicatio Photoelectric Sesors 2-119 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE X-PRO XP10 Extremely High Speed (10µs) Photoelectric

More information

Lab 3 : CMOS Sequential Logic Gates

Lab 3 : CMOS Sequential Logic Gates CARLETON UNIERSITY epartment of Electronics ELEC-3500 igital Electronics Januar 20, 2004 Lab 3 : CMOS Seuential Logic Gates esign an Specification of Seuential Logic Gates an Librar Cell igital circuits

More information

PowerStrip Automatic Cut & Strip Machine

PowerStrip Automatic Cut & Strip Machine Automatic Cut & Strip Machie 2 Fully automatic wire processig requires precisio techology tailored to your specific eeds. The combies the utmost i precisio ad performace which cover a ubeatable rage of

More information

LONGITUDINAL AND TRANSVERSE PHASE SPACE CHARACTERIZATION

LONGITUDINAL AND TRANSVERSE PHASE SPACE CHARACTERIZATION SPARC-BD-3/6 SPARC-RF-3/3 25 Noveber 23 LONGITUDINAL AND TRANSVERSE PHASE SPACE CHARACTERIZATION D. Alesini, C. Vaccarezza, (INFN/LNF) Abstract The characterization of the longitudinal and transverse phase

More information

Motivation. Analysis-and-manipulation approach to pitch and duration of musical instrument sounds without distorting timbral characteristics

Motivation. Analysis-and-manipulation approach to pitch and duration of musical instrument sounds without distorting timbral characteristics Aalysis-ad-maipulatio approach to pitch ad duratio of musical istrumet souds without distortig timbral characteristics Takehiro Abe Katsutoshi Itoyama Kazuyoshi Yoshii Kazuori Komatai Tetsuya Ogata Hiroshi

More information

SRAM Based Random Number Generator For Non-Repeating Pattern Generation

SRAM Based Random Number Generator For Non-Repeating Pattern Generation Applied Mechanics and Materials Online: 2014-06-18 ISSN: 1662-7482, Vol. 573, pp 181-186 doi:10.4028/www.scientific.net/amm.573.181 2014 Trans Tech Publications, Switzerland SRAM Based Random Number Generator

More information

Christine Baldwin Project Manager, SuperJournal. David Pullinger Project Director, SuperJournal

Christine Baldwin Project Manager, SuperJournal. David Pullinger Project Director, SuperJournal What reaers value in acaemic journals 229 Learne Publishing (2000)13, 229 239 Introuction SuperJournal 1,2 was a research project in the Electronic Libraries (elib) programme 3 that examine how reaers

More information

Speech Recognition for Controlling Movement of the Wheelchair

Speech Recognition for Controlling Movement of the Wheelchair Proc. of the 2 d Iteratioa Cof. o Optics ad Laser Appicatios ICOLA 07, Septeber 5-7, Yogyakarta, Idoesia Speech Recogitio for Cotroig Moveet of the Wheechair Thiag Eectrica Egieerig Departet, Petra Christia

More information

An Efficient Test Pattern Generator -Mersenne Twister-

An Efficient Test Pattern Generator -Mersenne Twister- R1-12 SASIMI 2013 Proceings An Efficient Test Pattern Generator -Mersenne Twister- Hiroshi Iwata Sayaka Satonaka Ken ichi Yamaguchi Department of Information Engineering, Faculty of Avanc Engineering Nara

More information

Outline. Introduction to number systems: sign/magnitude, ones complement, twos complement Review of latches, flip flops, counters

Outline. Introduction to number systems: sign/magnitude, ones complement, twos complement Review of latches, flip flops, counters Outline Last time: Introuction to number systems: sign/magnitue, ones complement, twos complement Review of latches, flip flops, counters This lecture: Review Tables & Transition Diagrams Implementation

More information

A DISPLAY INDEPENDENT HIGH DYNAMIC RANGE TELEVISION SYSTEM

A DISPLAY INDEPENDENT HIGH DYNAMIC RANGE TELEVISION SYSTEM A DISPLAY INDEPENDENT HIGH DYNAMIC RANGE TELEVISION SYSTEM T. Borer an A. Cotton BBC R&D, 56 Woo Lane, Lonon, W12 7SB, UK ABSTRACT High Dynamic Range (HDR) television has capture the imagination of the

More information

11. Sequential Elements

11. Sequential Elements 11. Sequential Elements Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 11, 2017 ECE Department, University of Texas at Austin

More information

Recognition of Human Speech using q-bernstein Polynomials

Recognition of Human Speech using q-bernstein Polynomials Iteratioal Joural of Computer Applicatios (0975 8887) Volume o.5, Jue 00 Recogitio of Huma Speech usig -Berstei Polyomials Abdulkadir Karacı Kastamou Uiversity Departmet of Computer ad Istructioal Techology

More information

COMMITTEE ON THE HISTORY OF THE FEDERAL RESERVE SYSTEM. Register of Papers CHARLES SUMNER HAMLIM ( )

COMMITTEE ON THE HISTORY OF THE FEDERAL RESERVE SYSTEM. Register of Papers CHARLES SUMNER HAMLIM ( ) COMMITTEE ON THE HISTORY OF THE FEDERAL RESERVE SYSTEM Register of Papers Processed: M^ Date: 1/23/56 AC. 4886 AC. 4886 ads 1-3 CHARLES SUMNER HAMLIM (1861-1938) The papers of Charles Hamli, lawyer, Assistat

More information

EE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1

EE 447/547 VLSI Design. Lecture 9: Sequential Circuits. VLSI Design EE 447/547 Sequential circuits 1 EE 447/547 VLSI esign Lecture 9: Sequential Circuits Sequential circuits 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking Sequential

More information

Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios

Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios ecoendation ITU- T.6-7 (3/) Studio encoding paraeters of digital television for standard 4:3 and wide-screen 6:9 aspect ratios T Series roadcasting service (television) ii ec. ITU- T.6-7 Foreword The role

More information

What Does it Take to Build a Complete Test Flow for 3-D IC?

What Does it Take to Build a Complete Test Flow for 3-D IC? What Does it Take to Build a Complete Test Flow for 3-D IC? Brio Keller, Bassilios Petrakis, Cadece Thaks to : Sadeep Goel, TSMC EDPS, Moterey, CA April 5-6, 202 Ackowledgemets TSMC Ashok Mehta imec Erik

More information

DCT 1000 Cable Terminal Installation Manual

DCT 1000 Cable Terminal Installation Manual DCT 1000 Cable Termial Istallatio Maual GUIDE CURSOR INFO MENU SELECT BYPASS CHANNEL POWER Graphical symbols ad supplemet warig markig locatios o the bottom of the appliace. This symbol meas that dagerous

More information

THE Internet of Things (IoT) is likely to be incorporated

THE Internet of Things (IoT) is likely to be incorporated This is the author's versio of a article that has bee published i this oural. Chages were made to this versio by the publisher prior to publicatio. IEEE INTERNET OF THINGS JOURNAL, VOL. 5, NO. 1, FEBRUARY

More information

2 Specialty Application Photoelectric Sensors

2 Specialty Application Photoelectric Sensors SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor 2 Specialty Applicatio Photoelectric Sesors 2-93 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor

More information

Background Manuscript Music Data Results... sort of Acknowledgments. Suite, Suite Phylogenetics. Michael Charleston and Zoltán Szabó

Background Manuscript Music Data Results... sort of Acknowledgments. Suite, Suite Phylogenetics. Michael Charleston and Zoltán Szabó Suite, Suite Phylogeetics /5 Suite, Suite Phylogeetics Michael Charlesto ad Zoltá Szabó michael.charlesto@sydey.edu.au November 5th, 20 Suite, Suite Phylogeetics 2/5 S Bach oha Sebastia Bach was bor i

More information

Engr354: Digital Logic Circuits

Engr354: Digital Logic Circuits Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;

More information

COMP2611: Computer Organization. Introduction to Digital Logic

COMP2611: Computer Organization. Introduction to Digital Logic 1 COMP2611: Computer Organization Sequential Logic Time 2 Till now, we have essentially ignored the issue of time. We assume digital circuits: Perform their computations instantaneously Stateless: once

More information

NewBlot PVDF 5X Stripping Buffer

NewBlot PVDF 5X Stripping Buffer NewBlot PVDF 5X Strippig Buffer Developed for: Odyssey Family of Imagers Please refer to your maual to cofirm that this protocol is appropriate for the applicatios compatible with your model of Odyssey

More information

Practice Guide Sonata in F Minor, Op. 2, No. 1, I. Allegro Ludwig van Beethoven

Practice Guide Sonata in F Minor, Op. 2, No. 1, I. Allegro Ludwig van Beethoven Practice Guide Soata i F Mior, O 2, No 1, I Allegro Ludwig va Beethove Comosed i 1795, the Soata i F Mior, O 2, No 1 was dedicated to Hayd, whom Beethove admired ad had briefly studied with three years

More information

Volume 20, Number 2, June 2014 Copyright 2014 Society for Music Theory

Volume 20, Number 2, June 2014 Copyright 2014 Society for Music Theory 1 of 9 Volume 2, Number 2, Jue 214 Copyright 214 Society for Music Theory Total Voice Leadig Joseph N. Straus NOTE: The examples for the (text-oly) PDF versio of this item are available olie at: http://www.mtosmt.org/issues/mto.14.2.2/mto.14.2.2.straus.php

More information

Math of Projections:Overview. Perspective Viewing. Perspective Projections. Perspective Projections. Math of perspective projection

Math of Projections:Overview. Perspective Viewing. Perspective Projections. Perspective Projections. Math of perspective projection Math of Projectios:Overview Math of perspective projectio, stadard cofiguratio OpeGL perspective projectios Math of orthographic projectio OpeGL orthographic projectios Viewport trasformatios ad settig

More information

Video Cassette Recorder

Video Cassette Recorder 3-865-427-12(1) Video Cassette Recorder Operatig Istructios SLV-L49 MX SLV-L52 PA/PC SLV-L59 CL/CS/PR/VZ SLV-X55 MX SLV-L69HF MX SLV-L72HF PA/PC SLV-L79HF CL/CS/VZ SLV-L89HF CL/CS/MX/VZ SLV-X66HF MX 1999

More information

RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES

RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES Proceedigs SMC 6.8. -.9.6, Hamburg, Germay RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES Eita Nakamura Kyoto Uiversity eakamura@sap.ist.i.kyoto-u.ac.p

More information

Organic Macromolecules and the Genetic Code A cell is mostly water.

Organic Macromolecules and the Genetic Code A cell is mostly water. Orgaic Macromolecules ad the Geetic Code A cell is mostly water. The rest of the cell cosists mostly of carbobased molecules. Orgaic chemistry is the study of carbo compouds. Copyright 2007 Pearso Educatio

More information

Digital 1 Final Project Sequential Digital System - Slot Machine

Digital 1 Final Project Sequential Digital System - Slot Machine Digital 1 Final Project Sequential Digital System - Slot Machine Joseph Messner Thomas Soistmann Alexander Dillman I. Introduction The purpose of this lab is to create a circuit that would represent the

More information

CSE 352 Laboratory Assignment 3

CSE 352 Laboratory Assignment 3 CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris

More information

The Blizzard Challenge 2014

The Blizzard Challenge 2014 The Blizzard Challege 2014 1 Kishore Prahallad, 1 Aadaswarup Vadapalli, 1 Satosh Kesiraju, 2 Hema A. Murthy 3 Swara Lata, 4 T. Nagaraja, 5 Mahadeva Prasaa, 6 Hemat Patil, 7 Ail Kumar Sao 8 Simo Kig, 9

More information

NexLine AD Power Line Adaptor INSTALLATION AND OPERATION MANUAL. Westinghouse Security Electronics an ISO 9001 certified company

NexLine AD Power Line Adaptor INSTALLATION AND OPERATION MANUAL. Westinghouse Security Electronics an ISO 9001 certified company NexLie AD 4302 Power Lie Adaptor INSTALLATION AND OPERATION MANUAL Westighouse Security Electroics a ISO 9001 certified compay 5452 Betsy Ross Drive Sata Clara, CA 95054-1184 (408) 727-5170 FAX (408) 727-6707

More information

Design for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.

Design for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In

More information

Lecture 10: Sequential Circuits

Lecture 10: Sequential Circuits Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 1 Outline Floorplanning Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time

More information

Apollo 360 Map Display User s Guide

Apollo 360 Map Display User s Guide Apollo 360 Map Display User s Guide II Morrow Ic. 2345 Turer Road S.E. Salem, Orego 97309 November 1996 P/N 560-0119-00 Apollo 360 Map Display No part of this documet may be reproduced i ay form or by

More information

,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi LJ

,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi LJ ,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi 5.. :. 5 LJ Page Itroductio 2 TalkTolO32 Set Keys... 3 Feature Descriptio... 4 Feature Selectio... 5 Feature Programmig... 6 System Programmig Chart... 7 Power Fail

More information

References and quotations

References and quotations CHAPTER 1.8 Refereces ad quotatios Academic writig depeds o the research ad ideas of others, so it is vital to show which sources you have used i your work, i a acceptable maer. This uit explais the format

More information

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science MASSACHUSETTS INSTITUTE OF TECHNOLOGY epartment of Electrical Engineering and Computer Science 6.374: Analysis and esign of igital Integrated Circuits Problem Set # 5 Fall 2003 Issued: 10/28/03 ue: 11/12/03

More information

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback 2/3/2 Overview 2-atches and Flip Flops Text: Unit equential Circuits et/eset atch Flip-Flops ECEG/IC 2 igital Operations and Computations Winter 2 r. ouie 2 equential Circuits equential circuits: Output

More information

GMM-based Synchronization rules for HMM-based Audio-Visual laughter synthesis

GMM-based Synchronization rules for HMM-based Audio-Visual laughter synthesis 2015 International Conference on Affective Coputing and Intelligent Interaction (ACII) GMM-based Synchronization rules for HMM-based Audio-Visual laughter synthesis Hüseyin Çakak, UMONS, Place du Parc

More information

Manual Industrial air curtain

Manual Industrial air curtain Maual Idustrial air curtai Model IdAC2 Versio 6.0 Origial Maual Eglish a INDUSTRIAL AIR CURTAIN... Cotets 1 Itroductio 4 1.1 About this maual 4 1.2 How to read this maual 4 1.3 About the uit 5 1.4 Compoets

More information

CDB5343. CDB5343: Evaluation Board for CS5343. Description. Features

CDB5343. CDB5343: Evaluation Board for CS5343. Description. Features CD5343: Evaluation oar for C5343 CD5343 eatures Description Demonstrates Recommene Layout an Grouning Arrangements C8406 Generates /PDI an EIAJ-340- Compatible Digital Auio Requires Only an Analog ignal

More information

Higher-order modulation is indispensable in mobile, satellite,

Higher-order modulation is indispensable in mobile, satellite, High Throughput Probabilistic Shapig with Product Distributio Matchig Georg Böcherer, Member, IEEE, Fabia Steier, Studet Member, IEEE, Patric Schulte, Studet Member, IEEE [6] as a shapig device with forward

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Built-In Self Test 2

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Built-In Self Test 2 CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Built In Self Test (BIST) ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques VLSI Systems and

More information

ECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs

ECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs ECEN454 igital Integrated Circuit esign Sequential Circuits ECEN 454 Combinational logic Sequencing Output depends on current inputs Sequential logic Output depends on current and previous inputs Requires

More information

Debugging Agent Interactions: a Case Study

Debugging Agent Interactions: a Case Study Debuggig Aget Iteractios: a ase Study David later Natioal Istitute of Stadards ad Techology 100 Bureau Drive Stop 8260 Gaithersburg MD 20899-8260 USA 2000-05-31 Abstract The otract Net protocol is a geeral-purpose

More information

Voice Security Selection Guide

Voice Security Selection Guide Voice Security Selectio Guide Hoppig Code Voice Iversio with ANI Voice Security Frequecy Domai Split-bad Voice Iversio Double Iversio Radio Ecryptio Rollig Code Voice Scramblers Rollig Double Iversio Frequetly

More information

Forces: Calculating Them, and Using Them Shobhana Narasimhan JNCASR, Bangalore, India

Forces: Calculating Them, and Using Them Shobhana Narasimhan JNCASR, Bangalore, India Forces: Calculatig Them, ad Usig Them Shobhaa Narasimha JNCASR, Bagalore, Idia shobhaa@jcasr.ac.i Shobhaa Narasimha, JNCASR 1 Outlie Forces ad the Hellma-Feyma Theorem Stress Techiques for miimizig a fuctio

More information

JAMIA. Information Information for Authors

JAMIA. Information Information for Authors 102 2005 Information for Authors Information JAMIA for Authors The Journal of the American Meical Informatics Association (JAMIA) enorses an recommens the guielines publishe as Uniform Requirements for

More information

Perceptual Quantiser (PQ) to Hybrid Log-Gamma (HLG) Transcoding

Perceptual Quantiser (PQ) to Hybrid Log-Gamma (HLG) Transcoding Perceptual Quantiser (PQ) to Hybri Log-Gamma (HLG) Transcoing Part of the HR-TV series. Last upate June 07. Introuction This ocument escribes the transcoe process between PQ an HLG where the isplay brightness

More information

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis October 11, 2005 Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis Table of Contents Introduction...Page 1 List of Figures...Page 4 Device Summary Sheet...Page 7 Schematics...

More information

Our competitive advantages : Solutions for X ray Tubes. X ray emitters. Long lifetime dispensers cathodes n. Electron gun manufacturing capability n

Our competitive advantages : Solutions for X ray Tubes. X ray emitters. Long lifetime dispensers cathodes n. Electron gun manufacturing capability n Solutios for Xray tubes_layout 1 15/12/2014 12:05 Pagia 2 Our competitive advatages : Log lifetime dispesers cathodes Electro gu maufacturig capability High capacity getters for high vacuum requiremets

More information

MBI5050 Application Note

MBI5050 Application Note MBI5050 Application Note Foreword In contrast to the conventional LED driver which uses an external PWM signal, MBI5050 uses the embedded PWM signal to control grayscale output and LED current, which makes

More information

Minimum Span. Maximum Span Setting

Minimum Span. Maximum Span Setting Specificatio Magetic Flowmeters Electrodeless Series 10DX3121 Primary w/ 50CM2000 Coverter Miimum Liquid Coductivity 0.05 µs/cm. Allows may ew harsh process liquids to be measured with a magetic flowmeter.

More information

Memory, Latches, & Registers

Memory, Latches, & Registers Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edge-triggered Registers L13 Memory 1 General Table Lookup Synthesis

More information

Digital Circuits 4: Sequential Circuits

Digital Circuits 4: Sequential Circuits Digital Circuits 4: Sequential Circuits Created by Dave Astels Last updated on 2018-04-20 07:42:42 PM UTC Guide Contents Guide Contents Overview Sequential Circuits Onward Flip-Flops R-S Flip Flop Level

More information

Microcontrollers and Interfacing week 7 exercises

Microcontrollers and Interfacing week 7 exercises SERIL TO PRLLEL CONVERSION Serial to parallel conversion Microcontrollers and Interfacing week exercises Using many LEs (e.g., several seven-segment displays or bar graphs) is difficult, because only a

More information

Area-efficient high-throughput parallel scramblers using generalized algorithms

Area-efficient high-throughput parallel scramblers using generalized algorithms LETTER IEICE Electronics Express, Vol.10, No.23, 1 9 Area-efficient high-throughput parallel scramblers using generalized algorithms Yun-Ching Tang 1, 2, JianWei Chen 1, and Hongchin Lin 1a) 1 Department

More information

Computer Organization and Components

Computer Organization and Components 2 Course tructure Computer Organization and Components odule 4: emory Hierarchy odule : esign I5, fall 24 Lecture 2: equential esign F C Ö F2 C Ö2 F7b Lab: dicom F odule 2: C and ssembly Programming ssociate

More information

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN Assoc. Prof. Dr. Burak Kelleci Spring 2018 OUTLINE Synchronous Logic Circuits Latch Flip-Flop Timing Counters Shift Register Synchronous

More information

Application Note. A Collection of Application Hints for the CS501X Series of A/D Converters. By Jerome Johnston

Application Note. A Collection of Application Hints for the CS501X Series of A/D Converters. By Jerome Johnston AN08 Application Note A Collection of Application Hints for the CS501X Series of A/D Converters By Jerome Johnston Jam ADC into Coarse Charge for High Slew Signals Single Control Input Acts as a "Start

More information

Digital Fundamentals

Digital Fundamentals igital Fundamentals Tenth Edition Floyd Chapter 7 Modified by Yuttapong Jiraraksopakun Floyd, igital Fundamentals, 10 th 2008 Pearson Education ENE, KMUTT ed 2009 Summary Latches A latch is a temporary

More information