Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

Size: px
Start display at page:

Download "Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters"

Transcription

1 SICE Journal of Control, Measurement, and System Integration, Vol. 10, No. 3, pp , May 2017 Special Issue on SICE Annual Conference 2016 Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters Hideki KURIBAYASHI and Tetsuya KAJITA Abstract : This paper introduces a new digital filter utilizing a SINC filter used in ΔΣ A/D converters and featuring 50/60 Hz power-line noise rejection. Compared with a simple series connection of the SINC filter and a noise suppression filter for the power-line, this digital filter reduces the number of gates by approximately 40% and enables the attenuation of 50 Hz and 60 Hz elements by approximately 55 db. Key Words : ΔΣ ADC, SINC filter, notch filter, power-line noise. 1. Introduction ΔΣ A/D converters have been developed mainly for applications in audio equipment, and recent years have seen their broad use in measurement equipment as an alternative to conventional successive-approximation A/D converters in applications for sensing temperature, pressure, flow rate, etc., due to their high SNR. A SINC filter is widely used as the low-pass digital filter in ΔΣ A/D converters [1],[2]. In sensing applications, there is a need to reject the 50 Hz or 60 Hz elements, which are powerline frequencies. Either a 50 Hz or 60 Hz notch filter may be sufficient for use in a given application, but implementing both notch filters in advance is preferable because the A/D converter can be used without regard to the power-line frequency. A simple serial connection using the SINC filter and the two notch filters are problematic because it results in a larger circuit size. Needless to say, a larger circuit size results in higher power consumption and costs, thus it has been an issue facing the integration of both the 50 Hz and 60 Hz notch filters on a silicon chip. This paper proposes a new structure for a digital filter comprising the SINC filter and the two notch filters in order to reject 50 Hz and 60 Hz power-line noise and reduce the number of gates by approximately 40% compared to the conventional structure. 2. Delta-Sigma A/D Converters The delta-sigma analog-to-digital (A/D) converter consists of a delta-sigma modulator and a decimation filter [1],[2]. The delta-sigma modulator samples the input signal with a higher frequency than its Nyquist rate, i.e. the twice of the input signal frequency. The frequency of the input signal is, say, below 100 Hz in measurements of temperature, pressure and so on. The delta-sigma A/D converter samples the signal with 10 khz or even faster. The sampled data is modulated with its previous data through a feedback of an integrator and a comparator Product Development Department, Technology Development Headquarters, Azbil Corporation, Kawana, Fujisawa, Kanagawa , Japan h.kuribayashi.6n@azbil.com, t.kajita.35@azbil.com (Received October 30, 2016) (Revised January 20, 2017) Fig. 1 Fig. 2 The delta-sigma modulator. Input signal and quantized noise. (Fig. 1). The delta-sigma modulator acts like a servo-system and the output of the modulator follows the input signal. Standard delta-sigma modulators output one bit from the comparator. The input analog signal, for an A/D converter is converted to one-bit digital pulse train. The output pulse train contains the input signal and lots of quantized error injected at the comparator. Oversampling helps the quantized noise spread broadly. The noise power around the input signal is lowered compared with the Nyquist rate A/D converter. The integrator in the deltasigma modulator shapes the quantized noise. The quantized noise around the input signal is much lower after all. Even the noise power around the input signal is lower, the total noise power is much higher due to the one-bit quantization but most of the quantized noise is pushed away to the high frequency domain due to the delta-sigma modulation (Fig. 2). Unwanted quantized noise in the higher frequency is removed and the digitized input signal is truncated with a digital low-pass filter. The frequency of the sampled data is much higher than desired signal so that the low-pass filter is also works as the decimation filter in averaging process. There are lots of ways to realize the digital low pass filter but its small area size is preferable to implement it on a sili- JCMSI 0003/17/ c 2016 SICE

2 166 SICE JCMSI, Vol. 10, No. 3, May 2017 Fig. 3 Proposed filter. con chip. A SINC filter is well known as the decimation filter because its structure is very simple. The SINC filter removes the quantized noise of the delta-sigma modulator but still an additional filter is usually needed. The power line frequency is sometimes superimposed on the input signal even though the length of wiring from the sensor to the A/D converter is minimized and the circuit board is designed carefully. The power line noise suppression is strongly demanded in especially sensing applications with affordable additional costs. This paper proposes the way to reduce the area of the digital filters which consist of the SINC filter and the power-line noise suppression filter (Fig. 3). The details are described in the following sections. 3. Digital Filter Transfer Function As shown in Fig. 4, a SINC filter consists of a serially connected accumulator and differentiator [3]. Its transfer function is shown in (1). Since a second-order ΔΣ modulator is used for the required accuracy, a third-order SINC filter, known as SINC3 filter, is chosen here in our ΔΣ A/D converter. The SINC3 filter is a serial connection of three SINC filters as shown in (2). Here, N indicates the oversampling ratio during ΔΣ modulation: 1 H sinc (z) = 1 z (1 1 z N ), (1) ( ) 1 z N 3 H sinc3 (z) =. (2) 1 z 1 Next, a digital filter is presented for rejecting 50 Hz and 60 Hz power line noise. A SINC filter has notch frequencies which are equal to the output data rate and its harmonics, hence if the output data rate is 50 Hz, a SINC filter can reject 50 Hz elements. In the same way, if the output data rate is 60 Hz, a SINC filter can reject 60 Hz elements. However, in this method a SINC filter cannot reject 50 Hz and 60 Hz elements at the same time. In addition to it, this method causes the output data rate to decrease. A digital filter which has narrow bandwidth notch frequencies is presented in [4]. However, this digital filter needs many logic gates for rejecting 50 Hz and 60 Hz elements and measuring DC signal. Furthermore, this digital filter has long output latency. For these reasons, moving average filters are selected for reduction of the 50 Hz and/or 60 Hz elements in the power-line source. Assuming the output data rate is 10 ms/data or 100 SPS (samples per second), the moving average of two samples eliminates the 50 Hz elements (Fig. 5(a)). Likewise, 60 Hz elements can be rejected using a five-point average (Fig. 5(b)). The two-point average filter can be designed (see Fig. 6(a)), and the five-point filter shown in Fig. 6(b). The transfer functions for the notch 50 Hz filter and 60 Hz filter are Fig. 6 Fig. 4 Fig. 5 The structure of a SINC filter (a), and a SINC3 filter (b). Power line frequency at 50 Hz (a) and 60 Hz (b). The two-point average filter (a) and the five-point average filter (b). shown in (3) and (4) respectively: H Notch50Hz (z) = z 2N, (3) 1 z N H Notch60Hz (z) = z 5N. (4) 1 z N Therefore the SINC3 filter and the two average filters are connected in cascade to get the output from the delta-sigma A/D converter and to reduce the power-line noise (Fig. 7). Based on (2), (3), and (4), the transfer function for the whole digital filter which has the notch filter and the SINC3 filter used to decimate 50 Hz and 60 Hz elements is shown in (5): H(z) = H sinc3 (z) H Notch50Hz (z) H Notch60Hz (z) ( ) 1 z N 3 = 1 1 z z 2N 1 z N z 5N, (5) 1 z N where z = e j 2π f N. The frequency response of the digital filter gained by substituting z for (5) is shown in Fig. 8. It shows that this digital filter has the property of attenuating the 50 Hz and 60 Hz input signals by approximately 55 db.

3 SICE JCMSI, Vol. 10, No. 3, May Fig. 10 Decimation with synchronized reset signal. Fig. 7 Conventional whole digital filter. Fig. 11 Block diagram of digital filter with power-line noise suppression. Fig. 8 Frequency response of digital filter with power-line noise suppression. Fig. 12 Digital filter block diagram after bit width reduction. Fig. 9 Cancellation the integrators and the differentiators. 5. Digital Filter Bit Width As shown in Fig. 11, because this digital filter contains an accumulator, overflow is always produced during use. However, this overflow can be ignored by setting a bit width for the internal arithmetic circuit and register based on the two s complement wrap-around property, the signed number representation typically used in digital circuit design, and (8): 4. Digital Filter Using This Method The actual number of gates of this digital filter implemented on a silicon chip is described in the following sections. Looking at the numerators and denominators in the transfer function (5), the SINC3 filter differentiator and the notch 50 and 60 Hz filter integrators offset each other, resulting in the transfer function shown in (6): H(z) = 1 z N (1 z 1 ) (1 z 2N ) 3 2 (1 z 5N ). (6) 5 This manipulation is reasonable to see in Fig. 9. The integrators and the differentiators are cancelled out. The circuit becomes simpler. Furthermore, a counter that clears every count (N) as shown in (7) is conceivable as the primary SINC filter. As such, configuring one of the accumulators used in (7) as a counter with synchronized reset will enable the elimination of one differentiator (Fig. 10) [1]: 1 z N 1 z = z 1 + z 2 + z z (N 3) + z (N 2) + z (N 1). (7) Based on the above, a block diagram of the proposed digital filter with power-line noise suppression is shown in Fig. 11. BitWidth = (3 log 2 N) + b + s. (8) Here, b indicates the bit width of the signal input to the digital filter, and s is the sign bit (1 bit) [3]. Assuming the output of the ΔΣ modulator used here as 1 bit, when the digital filter input signal is set to 1 bit and the maximum value for N (oversampling ratio) is 4096, then according to (8) the bit width required for SINC3 is 38 bits. Furthermore, taking into consideration the two-point moving average for the notch 50 Hz and the five-point moving average for the notch 60 Hz filters, setting the bit width for the internal register and arithmetic circuit to 41 bits can resolve the problem of overflow. Here, depending on the required level of precision, there is no need to set all the arithmetic circuits and internal registers in the digital filter to the value gained through (8). For example, if 24 bits are sufficient as the output for the digital filter, then further reduction of the number of gates can be achieved by rounding off the bit width at the differentiator stages, shown here in the broken line in Fig. 12 [3]. In this case as well, achieving accurate values requires a configuration that validates wrap-around in the internal calculations. 6. Simulation Results MATLAB 1 simulation verified the designed digital filter. The input signal for this filter is prepared using the delta-sigma 1 MATLAB is a trademark of The MathWorks, Inc.

4 168 SICE JCMSI, Vol. 10, No. 3, May 2017 Table 1 The number of gates comparison of digital filters with power-line noise suppression. Fig. 13 Frequency characteristic of the input signal. Fig. 14 Output from digital filter without 50/60 Hz reduction. output rate of the decimation filter. Therefore, if the output rate of the decimation filter is changed, the number of internal registers for the differentiators in the notch 50 Hz and 60 Hz filters must be also changed. For example, if the output data rate is 200 SPS, the notch 50 Hz and 60 Hz filters need twice as many registers as the notch filters of which the output rate is 100 SPS need. However, in case of rejecting 50 Hz and 60 Hz elements by using an RC low pass filter, the RC filter usually has the long time constant, say about 200 ms, to reduce the power-line noise. That speed limitation is not acceptable for factory automation like controlling the heater. Generally, the output rate of 100 SPS is required and good enough for sensor application. Even if the output rate faster than 100 SPS is required, the proposed method enables the digital filter to be smaller circuit size than a simple series connection of the SINC filter and the notch filters, because the differentiators of the SINC filter and the integrators of the notch filters are cancelled out. Fig. 15 Output from digital filter with 50/60 Hz reduction. modulator with DC input signal and 50 Hz and 60 Hz noise (Fig. 13). Both 50 Hz and 60 Hz may not be superimposed to the input signal at the same time in the real world and the noise power may not be so strong but this situation is more severe for testing. Figure 14 shows the filter results without 50 Hz and 60 Hz reduction. Sampling rate after decimation is 100 Hz in Fig. 14, so an alias frequency of 60 Hz noise can be seen at 40 Hz in addition to the power-line noise at 50 Hz and 60 Hz. The same input with the power-line noise of 50 Hz and 60 Hz is applied to the proposed digital filter. The output result is shown in Fig. 15. The power-line noises are rejected enough. The effectiveness of the proposed digital filter depends on the 7. Conclusion By reexamining the digital filter transfer function, the number of gates can be reduced by approximately 40% compared to simple serial connections comprising a SINC3 filter and a power-line noise suppression filter (notch filter), as shown in Table 1. This enables the realization of a low-profile, lowpower ΔΣ A/D converter at an affordable cost that can be embedded into a variety of ICs. References [1] R. Schreier and G.C. Temes: Understanding Delta-Sigma Data Converters, Wiley-IEEE Press, [2] J.C. Candy and G.C. Temes: OVERSAMPLING DELTA-SIGMA Data Converters, Wiley-IEEE Press, [3] E.B. Hogenauer: An economical class of digital filters for decimation and interpolation, IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-29, No. 2, pp , April 1981.

5 SICE JCMSI, Vol. 10, No. 3, May [4] S. Nakamura, T. Ishihara, and M. Kotani: An approach of realizing a linear-phase filter with a multiple-notched property, IEEE Transactions on Instrumentation and Measurement, Vol. 32, No. 4, pp , Dec Hideki KURIBAYASHI He received his B.S. from Tokyo University of Science, Japan, in In 2014, he joined Azbil Corporation, where he has been engaged in designing ΔΣ A/D converter. Tetsuya KAJITA (Member) He received his B.S. and M.S. degrees from Waseda University, Japan, in 1988 and 1990, respectively. In 1990, he joined Yamatake-Honeywell Co., Ltd.; now its name is Azbil Corporation. His research interests include analog integrated circuits, especially, ΔΣ A/D andd/a converters. He is a member of IEEE.

International Journal of Engineering Research-Online A Peer Reviewed International Journal

International Journal of Engineering Research-Online A Peer Reviewed International Journal RESEARCH ARTICLE ISSN: 2321-7758 VLSI IMPLEMENTATION OF SERIES INTEGRATOR COMPOSITE FILTERS FOR SIGNAL PROCESSING MURALI KRISHNA BATHULA Research scholar, ECE Department, UCEK, JNTU Kakinada ABSTRACT The

More information

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

An Improved Recursive and Non-recursive Comb Filter for DSP Applications eonode Inc From the SelectedWorks of Dr. oita Teymouradeh, CEng. 2006 An Improved ecursive and on-recursive Comb Filter for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/4/

More information

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number: Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER Professor : Del Corso Mahshid Hooshmand ID Student Number: 181517 13/06/2013 Introduction Overview.....2 Applications of

More information

A review on the design and improvement techniques of comb filters

A review on the design and improvement techniques of comb filters A review on the design and improvement techniques of comb filters Naina Kathuria Naina Kathuria, M. Tech Student Electronics &Communication, JMIT, Radaur ABSTRACT Comb filters are basically the decimation

More information

Digital Correction for Multibit D/A Converters

Digital Correction for Multibit D/A Converters Digital Correction for Multibit D/A Converters José L. Ceballos 1, Jesper Steensgaard 2 and Gabor C. Temes 1 1 Dept. of Electrical Engineering and Computer Science, Oregon State University, Corvallis,

More information

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter MPRA Munich Personal RePEc Archive An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter Roita Teymouradeh and Masuri Othman UKM University 15. May 26 Online at http://mpra.ub.uni-muenchen.de/4616/

More information

Introduction to Data Conversion and Processing

Introduction to Data Conversion and Processing Introduction to Data Conversion and Processing The proliferation of digital computing and signal processing in electronic systems is often described as "the world is becoming more digital every day." Compared

More information

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters

Performance Analysis and Behaviour of Cascaded Integrator Comb Filters Performance Analysis and Behaviour of Cascaded Integrator Comb Filters 1Sweta Soni, 2Zoonubiya Ali PG Student/M.Tech VLSI and Embedded System Design, Professor/Department of ECE DIMAT Raipur (C.G) Abstract

More information

Design & Simulation of 128x Interpolator Filter

Design & Simulation of 128x Interpolator Filter Design & Simulation of 128x Interpolator Filter Rahul Sinha 1, Sonika 2 1 Dept. of Electronics & Telecommunication, CSIT, DURG, CG, INDIA rsinha.vlsieng@gmail.com 2 Dept. of Information Technology, CSIT,

More information

Suverna Sengar 1, Partha Pratim Bhattacharya 2

Suverna Sengar 1, Partha Pratim Bhattacharya 2 ISSN : 225-321 Vol. 2 Issue 2, Feb.212, pp.222-228 Performance Evaluation of Cascaded Integrator-Comb (CIC) Filter Suverna Sengar 1, Partha Pratim Bhattacharya 2 Department of Electronics and Communication

More information

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used to convert the external analog voltage-like sensor

More information

Delta-Sigma Modulators

Delta-Sigma Modulators Delta-Sigma Modulators Modeling, Design and Applications George I Bourdopoulos University ofpatras, Greece Aristodemos Pnevmatikakis Athens Information Technology, Greece Vassilis Anastassopoulos University

More information

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen

Data Converter Overview: DACs and ADCs. Dr. Paul Hasler and Dr. Philip Allen Data Converter Overview: DACs and ADCs Dr. Paul Hasler and Dr. Philip Allen The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital

More information

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum Vol. 9, No. 9, 208 Design of an Error Output Feedback Digital Delta Sigma odulator with In Stage Dithering for Spur Free Output Spectrum Sohail Imran Saeed Department of Electrical Engineering Iqra National

More information

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application Page48 Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application ABSTRACT: Anusheya M* & Selvi S** *PG scholar, Department of Electronics and

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Tutorial on Technical and Performance Benefits of AD719x Family

Tutorial on Technical and Performance Benefits of AD719x Family The World Leader in High Performance Signal Processing Solutions Tutorial on Technical and Performance Benefits of AD719x Family AD7190, AD7191, AD7192, AD7193, AD7194, AD7195 This slide set focuses on

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Design on CIC interpolator in Model Simulator

Design on CIC interpolator in Model Simulator Design on CIC interpolator in Model Simulator Manjunathachari k.b 1, Divya Prabha 2, Dr. M Z Kurian 3 M.Tech [VLSI], Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India 1 Asst. Professor,

More information

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels DT9857E Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels The DT9857E is a high accuracy dynamic signal acquisition module for noise, vibration, and acoustic measurements

More information

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS Item Type text; Proceedings Authors Habibi, A. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

Dual Slope ADC Design from Power, Speed and Area Perspectives

Dual Slope ADC Design from Power, Speed and Area Perspectives Dual Slope ADC Design from Power, Speed and Area Perspectives Isaac Macwan, Xingguo Xiong, Lawrence Hmurcik Department of Electrical & Computer Engineering, University of Bridgeport, Bridgeport, CT 06604

More information

Dithering in Analog-to-digital Conversion

Dithering in Analog-to-digital Conversion Application Note 1. Introduction 2. What is Dither High-speed ADCs today offer higher dynamic performances and every effort is made to push these state-of-the art performances through design improvements

More information

Chapter 6: Real-Time Image Formation

Chapter 6: Real-Time Image Formation Chapter 6: Real-Time Image Formation digital transmit beamformer DAC high voltage amplifier keyboard system control beamformer control T/R switch array body display B, M, Doppler image processing digital

More information

Agilent Understanding the Agilent 34405A DMM Operation Application Note

Agilent Understanding the Agilent 34405A DMM Operation Application Note Agilent Understanding the Agilent 34405A DMM Operation Application Note Introduction Digital multimeter (DMM) is a basic device in the electrical world and its functions are usually not fully utilized.

More information

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices

Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Multiband Noise Reduction Component for PurePath Studio Portable Audio Devices Audio Converters ABSTRACT This application note describes the features, operating procedures and control capabilities of a

More information

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function. Triple RTD SMART INPUT MODULE State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. On-board Digital Signal Processor. Linearization RTDs

More information

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers

FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers FPGA Implementation of Optimized Decimation Filter for Wireless Communication Receivers Rajpreet Singh, Tripatjot Singh Panag, Amandeep Singh Sappal M. Tech. Student, Dept. of ECE, BBSBEC, Fatehgarh Sahib,

More information

Techniques for Extending Real-Time Oscilloscope Bandwidth

Techniques for Extending Real-Time Oscilloscope Bandwidth Techniques for Extending Real-Time Oscilloscope Bandwidth Over the past decade, data communication rates have increased by a factor well over 10X. Data rates that were once 1Gb/sec and below are now routinely

More information

DDC and DUC Filters in SDR platforms

DDC and DUC Filters in SDR platforms Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) DDC and DUC Filters in SDR platforms RAVI KISHORE KODALI Department of E and C E, National Institute of Technology, Warangal,

More information

Digital Representation

Digital Representation Chapter three c0003 Digital Representation CHAPTER OUTLINE Antialiasing...12 Sampling...12 Quantization...13 Binary Values...13 A-D... 14 D-A...15 Bit Reduction...15 Lossless Packing...16 Lower f s and

More information

Multirate Digital Signal Processing

Multirate Digital Signal Processing Multirate Digital Signal Processing Contents 1) What is multirate DSP? 2) Downsampling and Decimation 3) Upsampling and Interpolation 4) FIR filters 5) IIR filters a) Direct form filter b) Cascaded form

More information

System Quality Indicators

System Quality Indicators Chapter 2 System Quality Indicators The integration of systems on a chip, has led to a revolution in the electronic industry. Large, complex system functions can be integrated in a single IC, paving the

More information

Clock Jitter Cancelation in Coherent Data Converter Testing

Clock Jitter Cancelation in Coherent Data Converter Testing Clock Jitter Cancelation in Coherent Data Converter Testing Kars Schaapman, Applicos Introduction The constantly increasing sample rate and resolution of modern data converters makes the test and characterization

More information

Major Differences Between the DT9847 Series Modules

Major Differences Between the DT9847 Series Modules DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.

More information

PRODUCT SHEET

PRODUCT SHEET ERS100C EVOKED RESPONSE AMPLIFIER MODULE The evoked response amplifier module (ERS100C) is a single channel, high gain, extremely low noise, differential input, biopotential amplifier designed to accurately

More information

Chapter 14 D-A and A-D Conversion

Chapter 14 D-A and A-D Conversion Chapter 14 D-A and A-D Conversion In Chapter 12, we looked at how digital data can be carried over an analog telephone connection. We now want to discuss the opposite how analog signals can be carried

More information

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation Manfred Ley, Oleksandr Melnychenko Abstract A low-power decimation filter for very high-speed over-sampling analog to digital

More information

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS 1 R.LATHA, 2 Dr.P.T.VANATHI 1 Department of Electronics &Communication Engineering, Christ University-Faculty of Engineering, Bangalore-560

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION 10EC61 DIGITAL COMMUNICATION UNIT 3 OUTLINE Waveform coding techniques (continued), DPCM, DM, applications. Base-Band Shaping for Data Transmission Discrete PAM signals, power spectra of discrete PAM signals.

More information

Multirate Signal Processing: Graphical Representation & Comparison of Decimation & Interpolation Identities using MATLAB

Multirate Signal Processing: Graphical Representation & Comparison of Decimation & Interpolation Identities using MATLAB International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 4, Number 4 (2011), pp. 443-452 International Research Publication House http://www.irphouse.com Multirate Signal

More information

Research Results in Mixed Signal IC Design

Research Results in Mixed Signal IC Design Research Results in Mixed Signal IC Design Jiren Yuan, Professor Department of Electroscience Lund University, Lund, Sweden J. Yuan, Dept. of Electroscience, Lund University 1 Work packages in project

More information

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK

Professor Laurence S. Dooley. School of Computing and Communications Milton Keynes, UK Professor Laurence S. Dooley School of Computing and Communications Milton Keynes, UK The Song of the Talking Wire 1904 Henry Farny painting Communications It s an analogue world Our world is continuous

More information

Module 8 : Numerical Relaying I : Fundamentals

Module 8 : Numerical Relaying I : Fundamentals Module 8 : Numerical Relaying I : Fundamentals Lecture 28 : Sampling Theorem Objectives In this lecture, you will review the following concepts from signal processing: Role of DSP in relaying. Sampling

More information

REPORT DOCUMENTATION PAGE

REPORT DOCUMENTATION PAGE REPORT DOCUMENTATION PAGE Form Approved OMB No. 0704-0188 Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions,

More information

Digital Audio Design Validation and Debugging Using PGY-I2C

Digital Audio Design Validation and Debugging Using PGY-I2C Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital

More information

inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering August 2000, Nice, FRANCE

inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering August 2000, Nice, FRANCE Copyright SFA - InterNoise 2000 1 inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering 27-30 August 2000, Nice, FRANCE I-INCE Classification: 5.3 ACTIVE NOISE CONTROL

More information

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform

Effect of Compensation and Arbitrary Sampling in interpolators for Different Wireless Standards on FPGA Platform Research Journal of Applied Sciences, Engineering and Technology 6(4): 609-621, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: August 29, 2012 Accepted: September

More information

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology Akash Singh Rawat 1, Kirti Gupta 2 Electronics and Communication Department, Bharati Vidyapeeth s College of Engineering,

More information

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison Measurement of RF & Microwave Sources Cosmo Little and Clive Green Quartzlock (UK) Ltd,

More information

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring MILAN STORK Department of Applied Electronics and Telecommunications University of West Bohemia P.O. Box 314, 30614

More information

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features: DT9837 Series High Performance, Powered Modules for Sound & Vibration Analysis The DT9837 Series high accuracy dynamic signal acquisition modules are ideal for portable noise, vibration, and acoustic measurements.

More information

Sensor Development for the imote2 Smart Sensor Platform

Sensor Development for the imote2 Smart Sensor Platform Sensor Development for the imote2 Smart Sensor Platform March 7, 2008 2008 Introduction Aging infrastructure requires cost effective and timely inspection and maintenance practices The condition of a structure

More information

ADVANCES in semiconductor technology are contributing

ADVANCES in semiconductor technology are contributing 292 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 14, NO. 3, MARCH 2006 Test Infrastructure Design for Mixed-Signal SOCs With Wrapped Analog Cores Anuja Sehgal, Student Member,

More information

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Proceedings of the 2(X)0 IEEE International Conference on Robotics & Automation San Francisco, CA April 2000 1ms Column Parallel Vision System and It's Application of High Speed Target Tracking Y. Nakabo,

More information

2 MHz Lock-In Amplifier

2 MHz Lock-In Amplifier 2 MHz Lock-In Amplifier SR865 2 MHz dual phase lock-in amplifier SR865 2 MHz Lock-In Amplifier 1 mhz to 2 MHz frequency range Dual reference mode Low-noise current and voltage inputs Touchscreen data display

More information

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and

More information

Troubleshooting EMI in Embedded Designs White Paper

Troubleshooting EMI in Embedded Designs White Paper Troubleshooting EMI in Embedded Designs White Paper Abstract Today, engineers need reliable information fast, and to ensure compliance with regulations for electromagnetic compatibility in the most economical

More information

16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems

16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems 16-Bit DSP Interpolator IC For Enhanced Feedback in Motion Control Systems David T. Robinson Copyright 2013 ic-haus GmbH Feedback in Motion Control Systems Position control Accuracy Angular Endpoint Speed

More information

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series Introduction System designers and device manufacturers so long have been using one set of instruments for creating digitally modulated

More information

How advances in digitizer technologies improve measurement accuracy

How advances in digitizer technologies improve measurement accuracy How advances in digitizer technologies improve measurement accuracy Impacts of oscilloscope signal integrity Oscilloscopes Page 2 By choosing an oscilloscope with superior signal integrity you get the

More information

Dual Channel, 8x Oversampling DIGITAL FILTER

Dual Channel, 8x Oversampling DIGITAL FILTER D F 1700 Dual Channel, 8x Oversampling DIGITAL FILTER FEATURES DUAL CHANNEL DIGITAL INTERPOLATION FILTERS ACCEPTS 16-BIT INPUT DATA USER-SELECTABLE FOR 16-,18-, OR 20- BIT OUTPUT DATA SERIAL OUTPUT IS

More information

Understanding Sampling rate vs Data rate. Decimation (DDC) and Interpolation (DUC) Concepts

Understanding Sampling rate vs Data rate. Decimation (DDC) and Interpolation (DUC) Concepts Understanding Sampling rate vs Data rate. Decimation (DDC) and Interpolation (DUC) Concepts TIPL 4701 Presented by Jim Seton Prepared by Jim Seton 1 Table of Contents Input Data Rates Why lower data rates

More information

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532 www.ijecs.in International Journal Of Engineering And Computer Science ISSN: 2319-7242 Volume 5 Issue 10 Oct. 2016, Page No. 18532-18540 Pulsed Latches Methodology to Attain Reduced Power and Area Based

More information

Software Analog Video Inputs

Software Analog Video Inputs Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.

More information

PACSystems* RX3i. Isolated Thermocouple Input Module, 6 Channels, IC695ALG306-EB Isolated Thermocouple Input Module, 12 Channels, IC695ALG312-EB

PACSystems* RX3i. Isolated Thermocouple Input Module, 6 Channels, IC695ALG306-EB Isolated Thermocouple Input Module, 12 Channels, IC695ALG312-EB September 2013 PACSystems* RX3i Isolated Thermocouple Input Module, 6 Channels, IC695ALG306-EB Isolated Thermocouple Input Module, 12 Channels, IC695ALG312-EB Isolated +24 VDC Power Isolated Thermocouple

More information

Using the BHM binaural head microphone

Using the BHM binaural head microphone 11/17 Using the binaural head microphone Introduction 1 Recording with a binaural head microphone 2 Equalization of a recording 2 Individual equalization curves 5 Using the equalization curves 5 Post-processing

More information

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE S.Basi Reddy* 1, K.Sreenivasa Rao 2 1 M.Tech Student, VLSI System Design, Annamacharya Institute of Technology & Sciences (Autonomous), Rajampet (A.P),

More information

DSP in Communications and Signal Processing

DSP in Communications and Signal Processing Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital

More information

Co-simulation Techniques for Mixed Signal Circuits

Co-simulation Techniques for Mixed Signal Circuits Co-simulation Techniques for Mixed Signal Circuits Tudor Timisescu Technische Universität München Abstract As designs grow more and more complex, there is increasing effort spent on verification. Most

More information

Getting Started with the LabVIEW Sound and Vibration Toolkit

Getting Started with the LabVIEW Sound and Vibration Toolkit 1 Getting Started with the LabVIEW Sound and Vibration Toolkit This tutorial is designed to introduce you to some of the sound and vibration analysis capabilities in the industry-leading software tool

More information

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper

Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Advanced Techniques for Spurious Measurements with R&S FSW-K50 White Paper Products: ı ı R&S FSW R&S FSW-K50 Spurious emission search with spectrum analyzers is one of the most demanding measurements in

More information

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for: Dac3 White Paper Design Goal The design goal for the Dac3 was to set a new standard for digital audio playback components through the application of technical advances in Digital to Analog Conversion devices

More information

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for

More information

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE On Industrial Automation and Control By Prof. S. Mukhopadhyay Department of Electrical Engineering IIT Kharagpur Topic Lecture

More information

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC

25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC 25.5 A Zero-Crossing Based 8b, 200MS/s Pipelined ADC Lane Brooks and Hae-Seung Lee Massachusetts Institute of Technology 1 Outline Motivation Review of Op-amp & Comparator-Based Circuits Introduction of

More information

DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL DATA FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION

DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL DATA FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION Exceeds RS-250C Short-haul and Broadcast Video specifications. 12 Bit

More information

Experiment: FPGA Design with Verilog (Part 4)

Experiment: FPGA Design with Verilog (Part 4) Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment: FPGA Design with Verilog (Part 4) 1.0 Putting everything together PART 4 Real-time Audio Signal Processing In this part

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

MULTISIM DEMO 9.5: 60 HZ ACTIVE NOTCH FILTER

MULTISIM DEMO 9.5: 60 HZ ACTIVE NOTCH FILTER 9.5(1) MULTISIM DEMO 9.5: 60 HZ ACTIVE NOTCH FILTER A big problem sometimes encountered in audio equipment is the annoying 60 Hz buzz which is picked up because of our AC power grid. Improperly grounded

More information

Decade Counters Mod-5 counter: Decade Counter:

Decade Counters Mod-5 counter: Decade Counter: Decade Counters We can design a decade counter using cascade of mod-5 and mod-2 counters. Mod-2 counter is just a single flip-flop with the two stable states as 0 and 1. Mod-5 counter: A typical mod-5

More information

Application Note DT-AN-2115B-1. DTA-2115B Verification of Specifations

Application Note DT-AN-2115B-1. DTA-2115B Verification of Specifations DTA-2115B Verification of Specifations APPLICATION NOTE January 2018 Table of Contents 1. Introduction... 3 General Description of the DTA-2115B... 3 Purpose of this Application Note... 3 2. Measurements...

More information

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer by: Matt Mazzola 12222670 Abstract The design of a spectrum analyzer on an embedded device is presented. The device achieves minimum

More information

16-BIT LOAD CELL/DUAL STATUS INPUT

16-BIT LOAD CELL/DUAL STATUS INPUT 16-BIT LOAD CELL/DUAL STATUS INPUT On-board Excitation. +5VDC, (120mA). State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. Optional Excitation

More information

DT8837. High Performance Ethernet Instrument Module for Sound & Vibration. Overview. Key Features

DT8837. High Performance Ethernet Instrument Module for Sound & Vibration. Overview. Key Features DT8837 High Performance Ethernet Instrument Module for Sound & Vibration Overview The DT8837 is a high-accuracy, multi-channel module that is ideal for sound and vibration measurements. All the I/O channels

More information

Interface Practices Subcommittee SCTE STANDARD SCTE Measurement Procedure for Noise Power Ratio

Interface Practices Subcommittee SCTE STANDARD SCTE Measurement Procedure for Noise Power Ratio Interface Practices Subcommittee SCTE STANDARD SCTE 119 2018 Measurement Procedure for Noise Power Ratio NOTICE The Society of Cable Telecommunications Engineers (SCTE) / International Society of Broadband

More information

Digital Fundamentals. Introduction to Digital Signal Processing

Digital Fundamentals. Introduction to Digital Signal Processing Digital Fundamentals Introduction to Digital Signal Processing 1 Objectives List the essential elements in a digital signal processing system Explain how analog signals are converted to digital form Discuss

More information

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari Sequential Circuits The combinational circuit does not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit. But sequential circuit has memory

More information

CHAPTER 3 SEPARATION OF CONDUCTED EMI

CHAPTER 3 SEPARATION OF CONDUCTED EMI 54 CHAPTER 3 SEPARATION OF CONDUCTED EMI The basic principle of noise separator is described in this chapter. The construction of the hardware and its actual performance are reported. This chapter proposes

More information

Mastering Phase Noise Measurements (Part 3)

Mastering Phase Noise Measurements (Part 3) Mastering Phase Noise Measurements (Part 3) Application Note Whether you are new to phase noise or have been measuring phase noise for years it is important to get a good understanding of the basics and

More information

An ASIC for Delta Sigma Digitization of Technical CCD Video

An ASIC for Delta Sigma Digitization of Technical CCD Video An ASIC for Delta Sigma Digitization of Technical CCD Video John P. Doty a, D. Matsuura b, H. Ozawa b, E. Miyata b, H. Tsunemi b and H. Ikeda c a Noqsi Aerospace Ltd., 2822 S. Nova Rd., Pine, Colorado,

More information

BER MEASUREMENT IN THE NOISY CHANNEL

BER MEASUREMENT IN THE NOISY CHANNEL BER MEASUREMENT IN THE NOISY CHANNEL PREPARATION... 2 overview... 2 the basic system... 3 a more detailed description... 4 theoretical predictions... 5 EXPERIMENT... 6 the ERROR COUNTING UTILITIES module...

More information

Application Note AN-LD09 Rev. B Troubleshooting Low Noise Systems. April, 2015 Page 1 NOISE MEASUREMENT SYSTEM BASELINES INTRODUCTION

Application Note AN-LD09 Rev. B Troubleshooting Low Noise Systems. April, 2015 Page 1 NOISE MEASUREMENT SYSTEM BASELINES INTRODUCTION Troubleshooting Low Noise Systems April, 2015 Page 1 INTRODUCTION The exceedingly low level of electronic noise produced by the QCL family of drivers makes narrower linewidths and stable center wavelengths

More information

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input 9 - Metastability and Clock Recovery Asynchronous inputs We will consider a number of issues related to asynchronous inputs, multiple clock domains, clock synchronisation and clock distribution. Useful

More information

The CIP Motion Peer Connection for Real-Time Machine to Machine Control

The CIP Motion Peer Connection for Real-Time Machine to Machine Control The CIP Motion Connection for Real-Time Machine to Machine Mark Chaffee Senior Principal Engineer Motion Architecture Rockwell Automation Steve Zuponcic Technology Manager Rockwell Automation Presented

More information

DT8837 Ethernet High Speed DAQ

DT8837 Ethernet High Speed DAQ DT8837 High Performance Ethernet (LXI) Instrument Module for Sound & Vibration (Supported by the VIBpoint Framework Application) DT8837 Ethernet High Speed DAQ The DT8837 is a highly accurate multi-channel

More information

Datasheet SHF A

Datasheet SHF A SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 19120 A 2.85 GSa/s

More information

Measurement of overtone frequencies of a toy piano and perception of its pitch

Measurement of overtone frequencies of a toy piano and perception of its pitch Measurement of overtone frequencies of a toy piano and perception of its pitch PACS: 43.75.Mn ABSTRACT Akira Nishimura Department of Media and Cultural Studies, Tokyo University of Information Sciences,

More information

LUT Optimization for Memory Based Computation using Modified OMS Technique

LUT Optimization for Memory Based Computation using Modified OMS Technique LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India E-mail : indrajitac123@gmail.com, ruhanmady@yahoo.co.in

More information

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved BASIC LINEAR DESIGN Hank Zumbahlen Editor A 2007 Analog Devices, Inc. All Rights Reserved Preface: This work is based on the work of many other individuals who have been involved with applications and

More information