BLOCK CIPHER AND NON-LINEAR SHIFT REGISTER BASED RANDOM NUMBER GENERATOR QUALITY ANALYSIS
|
|
- Laurence Young
- 6 years ago
- Views:
Transcription
1 Vilnius University INSTITUTE OF MATHEMATICS AND INFORMATICS INFORMATICS ENGINEERING (07 T) BLOCK CIPHER AND NON-LINEAR SHIFT REGISTER BASED RANDOM NUMBER GENERATOR QUALITY ANALYSIS Robertas Smaliukas October 2015 Technical Report MII-DS-07T-14-3 VU Institute of Mathematics and Informatics, Akademijos str. 4, Vilnius LT-08663, Lithuania
2 Abstract Random Number Generators (RNGs) are an important building block for algorithms and protocols in cryptography. They are paramount in the construction of encryption keys and other cryptographic algorithm parameters. In practice, statistical testing is employed to gather evidence that a generator indeed produces numbers that appear to be random. In this report, random number generator based on three parallel linear feedback shift registers is tested using A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications and possible improvements to increase quality of it s randomness using non-linear shift registers, adding switchers, adding controlers, combining parallel linear with non-linear shift registers and self shrinking methods are analysed. Key words: random number generator, hypothesis test, P-value, Linear Feedback Shift Register (LFSR), Non-linear Feedback Shift Register (NFSR). MII-DS-07T
3 Table of Contents Introduction Linear Feedback Shift Register Random number (binary) sequence tests and results Linear Feedback Shift Register improvement analysis References MII-DS-07T
4 Introduction A random number generator is a computational or physical device (or software) designed to generate a sequence of numbers or symbols that lack any pattern. There are two principal methods used to generate random numbers. One measures some physical phenomenon that is expected to be random and then compensates for possible biases in the measurement process. The other uses computational algorithms that produce long sequences of apparently random results, which are in fact completely determined by a shorter initial value, known as a seed or key. Coin flipping is an example of the first principal while Pseudo Random Number is the example of the second principal. A "random number generator" based solely on deterministic computation cannot be regarded as a "true" random number generator, since its output is inherently predictable. A true random system would have no restriction on the same item appearing two, three or more times in succession or in the sequence of numbers. Whereas Unique Random number generator generates the sequence of numbers in which no one can be duplicated. In the field of cryptography, Random number generators are very useful as it facilitate the ability to run the same sequence of random numbers again by starting from the same random seed. So long as the seed is secret. Sender and receiver can generate the same set of numbers automatically to use as keys. Random number generators have a vital applications in gambling, completely randomized design, statistical sampling, computer simulation, and other areas where producing an unpredictable result is desirable. Many such applications of randomness have led to the development of several different methods for generating random data. Many of these have existed since ancient times; including dice, coin flipping, and the shuffling of playing cards. But those are not sufficient enough to fulfill are requirements so now a day s some other techniques are also used like: linear congruential generator, middle square method, probability density function, inversion method, acceptance-rejection method, hash function based random number generator, linear feedback shift register method etc. In computer security, suitable metrics are needed to investigate the degree of randomness for binary sequences produced by cryptographic random number generators (RNGs). Today, researchers are developing new hardware and software based RNGs. However, few standards address statistical analysis techniques that should be employed in practice. This paper will: list advantages and disadvantages of RNG based on feedback shift register, display experimental RNG testing results for all 10 RNGs using A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. 1 Linear Feedback Shift Register A Linear Feedback Shift Register is a shift register whose input state is a linear function of its previous state. The only linear functions of single bits are XOR and inverse-xor; thus it is a shift register whose input bit is driven by the exclusive-or (XOR) of some MII-DS-07T
5 bits of the overall shift register value. The L-bit initial value of LFSR is called seed where L is called its length, the stream values produced by the register is completely determined by previous state. It can produce various random sequences by varying the taps. The bit position that affects next state is called tap. LFSR can also be used as a random number generator. By using the range (R) of random number it can be determined that how many bits (B) will be grouped together to represent a random number by the formula: If the range of random number is 0 to 63 then number of bits will be 6 to represent the random number. Generated sequences of random numbers are repeated to generate the required count of random numbers. The fastest moving era of computer science demands the non repeating random numbers in some applications. At those situations the existing approach can not satisfy the demand, that s why LFSR Based Unique Random Number Generators came in the focus. The pseudo noise PN generator is responsible for generating perfect random sequence. The proposed random number generator The proposed generator consists of three maximal length linear feedback shift registers (LFSRs), later referenced just as 3REG generator with thirty one, nineteen and fourteen taps. The feedback functions are chosen primitive to achieve a maximum period for each register [10].The feedback functions of the LFSRs are: Fig. 1 represents the RNG based on three linear feedback shift registers algorithm, which will be used for testing. The outputs of these LFSRs are connected through XOR gate. The period of the generated sequence is: MII-DS-07T
6 Figure 1: PN sequence generator. The key length of this pseudorandom number generator is ( ) 64 so 64 initial values (0s or 1s) are required. This algorithm can be easily programmed using any modern programming language. Another big advantage is that it works faster than most other RNGs. 2 Random number (binary) sequence tests and results There are an infinite number of possible statistical tests, each assessing the presence or absence of a pattern which, if detected, would indicate that the sequence is nonrandom. Because there are so many tests for judging whether a sequence is random or not, no specific finite set of tests is deemed complete. In addition, the results of statistical testing must be interpreted with some care and caution to avoid incorrect conclusions about a specific generator. The NIST Test Suite is a statistical package consisting of 15 tests that were developed to test the randomness of (arbitrarily long) binary sequences produced by either hardware or software based cryptographic random or pseudorandom number generators. These tests focus on a variety of different types of non-randomness that could exist in a sequence. Some tests are decomposable into a variety of subtests. The 15 tests are: 1. The Frequency (Monobit) Test, 2. Frequency Test within a Block, 3. The Runs Test, 4. Tests for the Longest-Run-of-Ones in a Block, 5. The Binary Matrix Rank Test, 6. The Discrete Fourier Transform (Spectral) Test, MII-DS-07T
7 7. The Non-overlapping Template Matching Test, 8. The Overlapping Template Matching Test, 9. Maurer's "Universal Statistical" Test, 10. The Linear Complexity Test, 11. The Serial Test, 12. The Approximate Entropy Test, 13. The Cumulative Sums (Cusums) Test, 14. The Random Excursions Test, and 15. The Random Excursions Variant Test. A statistical test is formulated to test a specific null hypothesis (H 0 ). The null hypothesis under each test is that the sequence being tested is random. Associated with this null hypothesis is the alternative hypothesis (H a ) states that the sequence is not random. For each applied test, a decision or conclusion is derived that accepts or rejects the null hypothesis, i.e., whether the generator is (or is not) producing random values, based on the sequence that was produced. Each test is based on a calculated test statistic value, which is a function of the data. If the test statistic value is S and the critical value is t, then the Type I error probability is P(S > t Ho is true) = P(reject Ho H0 is true), and the Type II error probability is P(S t H0 is false) = P(accept H0 H0 is false). The test statistic is used to calculate a P- value that summarizes the strength of the evidence against the null hypothesis. For these tests, each P-value is the probability that a perfect random number generator would have produced a sequence less random than the sequence that was tested, given the kind of non-randomness assessed by the test. If a P-value for a test is determined to be equal to 1, then the sequence appears to have perfect randomness. A P-value of zero indicates that the sequence appears to be completely non-random. A significance level (α) can be chosen for the tests. If P-value α, then the null hypothesis is accepted; i.e., the sequence appears to be random. If P-value <α, then the null hypothesis is rejected; i.e., the sequence appears to be non-random. The parameter αdenotes the probability of the Type I error. Typically, α is chosen in the range [0.001, 0.01]. Proposed Three Linear Feedback Shift Register Generator failed the The Linear Complexity Test. All ten 5,000,000 byte sequences produced a P-value equal to zero, meaning the null hypothesis (sequence being tested is random) under this test is rejected. However 3REG generator did pass all the other tests for all 10 experimental sequences. The following table depicts test-by-test average of 10 P-values for the above reference generators that passed the NIST tests. Test No. LCG G-SHA1 BBSG MSG 3REG MII-DS-07T
8 Total average The constant 3REG failure during the linear complexity test suggests that this generator might be easily hacked based on the output bytes and recreated by intruder who doesn t have the starting seed 64-bit combination. Even very long sequences generated by 3REG do not pass the linear complexity test and P-values for this particular test are equal 0, meaning that this type of generator does not qualify as secure cryptographic generator. The other results put BBSG at the top of PRNGs with P-value average of: closely followed by G-SHA1 and LCG, while MSG trails having significantly lower of average 15 test P-value. When it comes to good quality of randomness an experiment using very long sequence approach shows that BBSG, G-SHA1 and LCG are the best choice. 3 Linear Feedback Shift Register improvement analysis Non-Linear Feedback Shift Registers (NLFSRs) have been proposed as an alternative to Linear Feedback Shift Registers (LFSRs) for generating pseudo-random sequences for stream ciphers. In an (n,k)-nlfsr, the feedback can be taken from any of the n bits, and the next state functions can be any Boolean function of up to k variables. Our motivation for considering this type NLFSRs is that their Galois configuration makes it possible to compute each next state function in parallel, thus increasing the speed of output sequence generation. Thus, for stream cipher application where the encryption speed is important, (n,k)-nlfsrs may be a better alternative than the traditional Fibonacci ones. After deriving a number of properties of (n, k)- NLFSRs it is possible to MII-DS-07T
9 demonstrate that they are capable of generating output sequences with good statistical properties which cannot be generated by the Fibonacci type of NLFSRs. Second, it is shown that the period of the output sequence of an (n,k)-nlfsr is not necessarily equal to the length of the largest cycle of its states. We also present an algorithm for estimating the length of cycles of states of (n,k)-nlfsrs which uses Binary Decision Diagrams for representing the set of states and the transition relation on this set. For example We could improve proposed LSFR like this: In cryptography, the shrinking generator is a form of pseudorandom number generator intended to be used in a stream cipher. It was published in Crypto 1993 by Don Coppersmith, Hugo Krawczyk, and Yishay Mansour. The shrinking generator uses two linear feedback shift registers. One, called the A sequence, generates output bits, while the other, called the S sequence, controls their output. Both A and S are clocked; if the S bit is 1, then the A bit is output; if the S bit is 0, the A bit is discarded, nothing is output, and we clock the registers again. This has the disadvantage that the generator's output rate varies irregularly, and in a way that hints at the state of S; this problem can be overcome by buffering the output. Despite this simplicity, there are currently no known attacks better than exhaustive search when the feedback polynomials are secret. If the feedback polynomials are known, however, the best known attack requires less than A S bits of output. MII-DS-07T
10 The output of the selection rule does not have to be binary, as shown below A self-shrinking generator is a pseudorandom generator, which is based on the shrinking generator concept. Variants of the self-shrinking generator based on a linear feedback shift register (LFSR) are studied for use incryptography. MII-DS-07T
11 The ideas of self-shrinking and shrinking generators could also help especially when it comes to the test Linear Complexity test, that is failed every time so far. During the analysis it was found that there are many other ways to experiment with LSFR algorithm, for example: Windmill generator, where LSFR are not parallel: Grain where NSFR and LSFR are used together: MII-DS-07T
12 Implementation of control clock: MII-DS-07T
13 4 References 1. Schneier, B. (1996): Applied Cryptography: Protocols, Algorithms, and Source Code in C. New York: Wiley. 2. Menezes, A.J., Van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography. Boca Raton, FL: CRC (1997). 3. Juremi, J., Mahmod, R., Sulaiman, S., Ramli, J. (2012). Enhancing advanced encryption standard S-box generation based on round key. International Journal of Cyber-Security and Digital Forensics, 1(3), Korn, G.A., Korn, T.M. (1961). Mathematical Handbook for Scientists and Engineers. McGraw-Hill, New York/Toronto/London. 5. Merkle, R. (1991). Fast software encryption functions. In: Advances in Cryptology: Proceedings of CRYPTO 90. Springer-Verlag, Berlin, pp NIST Special Publication revision 1a (April 2010). Technology Administration, US Department of Commerce. 7. Sakthivel, G. (2001). Differential cryptanalysis of substitution permutation networks and Rijndael-like ciphers. Master s project report, Rochester Institute of Technology. 8. Rajendra S.Katti, Xiaoyu Ruan and Hareesh Khattri, Multiple output Low Power Linear Feedback Shift Register Design," IEEE Transactions on Circuits and Systems-I, vol. 53, No.7 July Panda Amit K, Rajput P, Shukla B, FPGA Implementation of 8, 16 and 32 Bit LFSR with Maximum Length Feedback Polynomial using VHDL, 2012 International Conference on Communication Systems and Network Technologies. 10. Shiv Dutta Mishra, Prof. Anurag Shrivastav Design and Analysis of FPGA based cryptographic N-bit parallel LFSR, International Journal of Latest Trends in Engineering & Technology (IJLTET), NOV 2013, Vol. 3, Issue 2, ISSN X. 11. Goresky, M. and Klapper, A.M. Fibonacci and Galois representations of feedback-with-carry shift registers, IEEE Transactions on Information Theory, Nov 2002, Volume: 48, On page(s): Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators, Application Note, Xilinx Inc. 13. ASSIS, F. and PEDREIRA, C. (2000): An Architecture for Computing Zech's Logarithms in GF(2m), IEEE Transactions on Computers 49 (5): BETH, T. and PIPER, F. (1985): 14. The Stop-and-Go Generator. Lecture Notes in Computer Science 209 Springer Verlag: Automata to Attack the Shrinking Generator, IEICE Transactions on Fundamentals of Electronics Communications and Computer, E89-A: Journal of Research and Practice in Information Technology, Vol. 41, No. 2, May 2009 MII-DS-07T
14 16. COPPERSMITH, D., KRAWCZYK, H. and MANSOUR, H. (1994): The Shrinking Generator. Lecture Notes in Computer Science 773 Springer-Verlag: FÚSTER-SABATER, A. (2004): Run Distribution in Nonlinear Binary Generators, Applied Mathematics Letters 17: GOLIC, J. and O'CONNORS, L. A (1995): 18. Cryptanalysis of Clock-Controlled Shift Registers with Multiple Steps, Cryptography: Policy and Algorithms 41: GOLLMANN, D. and CHAMBERS, W.C. (1989): 19. Clock-Controlled Shift Registers: A Review. IEEE Transactions on Selected Areas in Communications SAC-7 May: GONG, G. (1995): Theory and Applications of q-ary Interleaved Sequences. IEEE Transactions on Information Theory, Volume 41, No. 2: Clock-Controlled Shrinking Generator of Feedback Shift Registers, Lecture Notes in Computer Science, vol. 2727, Springer Verlag: On Some Properties of the Shrinking Generator. Designs, Codes and Cryptography 23: SIMPSON, L., GOLIC J. and DAWSON, E. (1998) 22. A Probabilistic Correlation Attack on the Shrinking Generator, Lecture Notes in Computer Science, vol. 1438, Springer Verlag: S. Golomb, Shift Register Sequences. Aegean Park Press, B. Schneier, A self-study course in block-cipher cryptanalysis, Cryptologia, vol. XXIV, no. 1, pp , M. Robshaw, Stream ciphers, Tech. Rep. TR - 701, July W. Meier and O. Staffelbach, Fast correlation attacks on certain stream ciphers, J. Cryptol., vol. 1, no. 3, pp , Y. Tarannikov, New constructions of resilent Boolean function with maximum nonlinearity, Lecture Notes in Computer Science, vol. 2355, pp , R. Bialota and G. Kawa, Modified alternating k generators, Des. Codes Cryptography, vol. 35, no. 2, pp , K. Zeng, C. Yang, D. Wei, and T. R. N. Rao, Pseudo-random bit generators in stream-cipher cryptography, Computer, MII-DS-07T
A Pseudorandom Binary Generator Based on Chaotic Linear Feedback Shift Register
A Pseudorandom Binary Generator Based on Chaotic Linear Feedback Shift Register Saad Muhi Falih Department of Computer Technical Engineering Islamic University College Al Najaf al Ashraf, Iraq saadmuheyfalh@gmail.com
More informationRandomness analysis of A5/1 Stream Cipher for secure mobile communication
Randomness analysis of A5/1 Stream Cipher for secure mobile communication Prof. Darshana Upadhyay 1, Dr. Priyanka Sharma 2, Prof.Sharada Valiveti 3 Department of Computer Science and Engineering Institute
More informationA New Proposed Design of a Stream Cipher Algorithm: Modified Grain - 128
International Journal of Computer and Information Technology (ISSN: 2279 764) Volume 3 Issue 5, September 214 A New Proposed Design of a Stream Cipher Algorithm: Modified Grain - 128 Norul Hidayah Lot
More informationPerformance Evaluation of Stream Ciphers on Large Databases
IJCSNS International Journal of Computer Science and Network Security, VOL.8 No.9, September 28 285 Performance Evaluation of Stream Ciphers on Large Databases Dr.M.Sikandar Hayat Khiyal Aihab Khan Saria
More informationINTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
Tarannum Pathan,, 2013; Volume 1(8):655-662 INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK VLSI IMPLEMENTATION OF 8, 16 AND 32
More informationStatistical analysis of the LFSR generators in the NIST STS test suite
Computer Applications in Electrical Engineering Statistical analysis of the LFSR generators in the NIST STS test suite Rafał Stępień, Janusz Walczak Silesian University of Technology 44-100 Gliwice, ul.
More informationSequences and Cryptography
Sequences and Cryptography Workshop on Shift Register Sequences Honoring Dr. Solomon W. Golomb Recipient of the 2016 Benjamin Franklin Medal in Electrical Engineering Guang Gong Department of Electrical
More informationSegmented Leap-Ahead LFSR Architecture for Uniform Random Number Generator
, pp.233-242 http://dx.doi.org/10.14257/ijseia.2013.7.5.21 Segmented Leap-Ahead LFSR Architecture for Uniform Random Number Generator Je-Hoon Lee 1 and Seong Kun Kim 2 1 Div. of Electronics, Information
More informationUnderstanding Cryptography A Textbook for Students and Practitioners by Christof Paar and Jan Pelzl. Chapter 2 Stream Ciphers ver.
Understanding Cryptography A Textbook for Students and Practitioners by Christof Paar and Jan Pelzl www.crypto-textbook.com Chapter 2 Stream Ciphers ver. October 29, 2009 These slides were prepared by
More informationUnderstanding Cryptography A Textbook for Students and Practitioners by Christof Paar and Jan Pelzl. Chapter 2 Stream Ciphers ver.
Understanding Cryptography A Textbook for Students and Practitioners by Christof Paar and Jan Pelzl www.crypto-textbook.com Chapter 2 Stream Ciphers ver. October 29, 2009 These slides were prepared by
More informationHow to Predict the Output of a Hardware Random Number Generator
How to Predict the Output of a Hardware Random Number Generator Markus Dichtl Siemens AG, Corporate Technology Markus.Dichtl@siemens.com Abstract. A hardware random number generator was described at CHES
More informationNew Address Shift Linear Feedback Shift Register Generator
New Address Shift Linear Feedback Shift Register Generator Kholood J. Moulood Department of Mathematical, Tikrit University, College of Education for Women, Salahdin. E-mail: khmsc2006@yahoo.com. Abstract
More informationPseudorandom bit Generators for Secure Broadcasting Systems
+00? IE.Nfejb~lV 4 Pseudorandom bit Generators for Secure Broadcasting Systems Chung-Huang Yang m Computer & Communication Research Laboratories Industrial Technology Research Institute Chutung, Hsinchu
More informationDESIGN and IMPLETATION of KEYSTREAM GENERATOR with IMPROVED SECURITY
DESIGN and IMPLETATION of KEYSTREAM GENERATOR with IMPROVED SECURITY Vijay Shankar Pendluri, Pankaj Gupta Wipro Technologies India vijay_shankarece@yahoo.com, pankaj_gupta96@yahoo.com Abstract - This paper
More informationModified Alternating Step Generators with Non-Linear Scrambler
Modified Alternating Step Generators with Non-Linear Scrambler Robert Wicik, Tomasz Rachwalik, Rafał Gliwa Military Communication Institute, Cryptology Department, Zegrze, Poland {r.wicik, t.rachwalik,
More informationTrue Random Number Generation with Logic Gates Only
True Random Number Generation with Logic Gates Only Jovan Golić Security Innovation, Telecom Italia Winter School on Information Security, Finse 2008, Norway Jovan Golic, Copyright 2008 1 Digital Random
More informationEfficient Realization for A Class of Clock-Controlled Sequence Generators
Efficient Realization for A lass of lock-ontrolled Sequence Generators Huapeng Wu and M. A. Hasan epartment of Electrical and omputer Engineering, University of Waterloo Waterloo, Ontario, anada Abstract
More informationLFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller
XAPP22 (v.) January, 2 R Application Note: Virtex Series, Virtex-II Series and Spartan-II family LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback
More informationCryptanalysis of LILI-128
Cryptanalysis of LILI-128 Steve Babbage Vodafone Ltd, Newbury, UK 22 nd January 2001 Abstract: LILI-128 is a stream cipher that was submitted to NESSIE. Strangely, the designers do not really seem to have
More informationMATHEMATICAL APPROACH FOR RECOVERING ENCRYPTION KEY OF STREAM CIPHER SYSTEM
MATHEMATICAL APPROACH FOR RECOVERING ENCRYPTION KEY OF STREAM CIPHER SYSTEM Abdul Kareem Murhij Radhi College of Information Engineering, University of Nahrian,Baghdad- Iraq. Abstract Stream cipher system
More informationCellular Automaton prng with a Global Loop for Non-Uniform Rule Control
Cellular Automaton prng with a Global Loop for Non-Uniform Rule Control Alexandru Gheolbanoiu, Dan Mocanu, Radu Hobincu, and Lucian Petrica Politehnica University of Bucharest alexandru.gheolbanoiu@arh.pub.ro
More informationAttacking of Stream Cipher Systems Using a Genetic Algorithm
Attacking of Stream Cipher Systems Using a Genetic Algorithm Hameed A. Younis (1) Wasan S. Awad (2) Ali A. Abd (3) (1) Department of Computer Science/ College of Science/ University of Basrah (2) Department
More informationSynthesis Techniques for Pseudo-Random Built-In Self-Test Based on the LFSR
Volume 01, No. 01 www.semargroups.org Jul-Dec 2012, P.P. 67-74 Synthesis Techniques for Pseudo-Random Built-In Self-Test Based on the LFSR S.SRAVANTHI 1, C. HEMASUNDARA RAO 2 1 M.Tech Student of CMRIT,
More informationEFFICIENT IMPLEMENTATION OF RECENT STREAM CIPHERS ON RECONFIGURABLE HARDWARE DEVICES
EFFICIENT IMPLEMENTATION OF RECENT STREAM CIPHERS ON RECONFIGURABLE HARDWARE DEVICES Philippe Léglise, François-Xavier Standaert, Gaël Rouvroy, Jean-Jacques Quisquater UCL Crypto Group, Microelectronics
More informationAvailable online at ScienceDirect. Procedia Technology 24 (2016 )
Available online at www.sciencedirect.com ScienceDirect Procedia Technology 24 (2016 ) 1155 1162 International Conference on Emerging Trends in Engineering, Science and Technology (ICETEST 2015) FPGA Implementation
More informationModified Version of Playfair Cipher Using Linear Feedback Shift Register and Transpose Matrix Concept
Modified Version of Playfair Cipher Using Linear Feedback Shift Register and Transpose Matrix Concept Vinod Kumar,Santosh kr Upadhyay,Satyam Kishore Mishra,Devesh Singh Abstract In this paper we are presenting
More informationDesign of Fault Coverage Test Pattern Generator Using LFSR
Design of Fault Coverage Test Pattern Generator Using LFSR B.Saritha M.Tech Student, Department of ECE, Dhruva Institue of Engineering & Technology. Abstract: A new fault coverage test pattern generator
More informationAnalysis of Different Pseudo Noise Sequences
Analysis of Different Pseudo Noise Sequences Alka Sawlikar, Manisha Sharma Abstract Pseudo noise (PN) sequences are widely used in digital communications and the theory involved has been treated extensively
More informationVLSI System Testing. BIST Motivation
ECE 538 VLSI System Testing Krish Chakrabarty Built-In Self-Test (BIST): ECE 538 Krish Chakrabarty BIST Motivation Useful for field test and diagnosis (less expensive than a local automatic test equipment)
More informationGuidance For Scrambling Data Signals For EMC Compliance
Guidance For Scrambling Data Signals For EMC Compliance David Norte, PhD. Abstract s can be used to help mitigate the radiated emissions from inherently periodic data signals. A previous paper [1] described
More informationDesign for Test. Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective.
Design for Test Definition: Design for test (DFT) refers to those design techniques that make test generation and test application cost-effective. Types: Design for Testability Enhanced access Built-In
More informationStream Ciphers. Debdeep Mukhopadhyay
Stream Ciphers Debdeep Mukhopadhyay Assistant Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -7232 Classifications Objectives Feedback Based Stream
More informationEvaluation of Fibonacci Test Pattern Generator for Cost Effective IC Testing
Evaluation of Fibonacci Test Pattern Generator for Cost Effective IC Testing Md. Tanveer Ahmed, Liakot Ali Department of Information and Communication Technology Institute of Information and Communication
More informationIndividual Project Report
EN 3542: Digital Systems Design Individual Project Report Pseudo Random Number Generator using Linear Feedback shift registers Index No: Name: 110445D I.W.A.S.U. Premaratne 1. Problem: Random numbers are
More informationCryptography CS 555. Topic 5: Pseudorandomness and Stream Ciphers. CS555 Spring 2012/Topic 5 1
Cryptography CS 555 Topic 5: Pseudorandomness and Stream Ciphers CS555 Spring 2012/Topic 5 1 Outline and Readings Outline Stream ciphers LFSR RC4 Pseudorandomness Readings: Katz and Lindell: 3.3, 3.4.1
More informationDecim v2. To cite this version: HAL Id: hal
Decim v2 Come Berbain, Olivier Billet, Anne Canteaut, Nicolas Courtois, Blandine Debraize, Henri Gilbert, Louis Goubin, Aline Gouget, Louis Granboulan, Cédric Lauradoux, et al. To cite this version: Come
More informationUltra-lightweight 8-bit Multiplicative Inverse Based S-box Using LFSR
Ultra-lightweight -bit Multiplicative Inverse Based S-box Using LFSR Sourav Das Alcatel-Lucent India Ltd Email:sourav10101976@gmail.com Abstract. Most of the lightweight block ciphers are nibble-oriented
More information(12) Patent Application Publication (10) Pub. No.: US 2003/ A1
(19) United States US 2003O152221A1 (12) Patent Application Publication (10) Pub. No.: US 2003/0152221A1 Cheng et al. (43) Pub. Date: Aug. 14, 2003 (54) SEQUENCE GENERATOR AND METHOD OF (52) U.S. C.. 380/46;
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationComparative Analysis of Stein s. and Euclid s Algorithm with BIST for GCD Computations. 1. Introduction
IJCSN International Journal of Computer Science and Network, Vol 2, Issue 1, 2013 97 Comparative Analysis of Stein s and Euclid s Algorithm with BIST for GCD Computations 1 Sachin D.Kohale, 2 Ratnaprabha
More informationWG Stream Cipher based Encryption Algorithm
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 11, November 2015, PP 63-70 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) WG Stream Cipher based Encryption Algorithm
More informationDesign and Implementation of Data Scrambler & Descrambler System Using VHDL
Design and Implementation of Data Scrambler & Descrambler System Using VHDL Naina K.Randive Dept.of Electronics and Telecommunications Dept. of Electronics and Telecommunications P.R. Pote (Patil) college
More informationReducing DDR Latency for Embedded Image Steganography
Reducing DDR Latency for Embedded Image Steganography J Haralambides and L Bijaminas Department of Math and Computer Science, Barry University, Miami Shores, FL, USA Abstract - Image steganography is the
More informationAn Improved Hardware Implementation of the Grain-128a Stream Cipher
An Improved Hardware Implementation of the Grain-128a Stream Cipher Shohreh Sharif Mansouri and Elena Dubrova Department of Electronic Systems Royal Institute of Technology (KTH), Stockholm Email:{shsm,dubrova}@kth.se
More informationLFSR stream cipher RC4. Stream cipher. Stream Cipher
Lecturers: Mark D. Ryan and David Galindo. Cryptography 2016. Slide: 89 Stream Cipher Suppose you want to encrypt a stream of data, such as: the data from a keyboard the data from a sensor Block ciphers
More informationDesign and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL K. Rajani *, C. Raju ** *M.Tech, Department of ECE, G. Pullaiah College of Engineering and Technology, Kurnool **Assistant Professor,
More informationStream Cipher. Block cipher as stream cipher LFSR stream cipher RC4 General remarks. Stream cipher
Lecturers: Mark D. Ryan and David Galindo. Cryptography 2015. Slide: 90 Stream Cipher Suppose you want to encrypt a stream of data, such as: the data from a keyboard the data from a sensor Block ciphers
More informationDesignandImplementationofDataScramblerDescramblerSystemusingVHDL
Global Journal of Computer Science and Technology: A Hardware & Computation Volume 15 Issue 2 Version 1.0 Year 2015 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationOptimization of FPGA Architecture for Uniform Random Number Generator Using LUT-SR Family
Optimization of FPGA Architecture for Uniform Random Number Generator Using LUT-SR Family Rita Rawate 1, M. V. Vyawahare 2 1 Nagpur University, Priyadarshini College of Engineering, Nagpur 2 Professor,
More informationHardware Implementation of Viterbi Decoder for Wireless Applications
Hardware Implementation of Viterbi Decoder for Wireless Applications Bhupendra Singh 1, Sanjeev Agarwal 2 and Tarun Varma 3 Deptt. of Electronics and Communication Engineering, 1 Amity School of Engineering
More informationUPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM. Presenter: Rich Prodan
UPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM Presenter: Rich Prodan 1 CURRENT FREQUENCY INTERLEAVER 2-D store 127 rows and K columns N I data subcarriers and scattered pilots
More informationFrom Theory to Practice: Private Circuit and Its Ambush
Indian Institute of Technology Kharagpur Telecom ParisTech From Theory to Practice: Private Circuit and Its Ambush Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger and Debdeep Mukhopadhyay
More informationSRAM Based Random Number Generator For Non-Repeating Pattern Generation
Applied Mechanics and Materials Online: 2014-06-18 ISSN: 1662-7482, Vol. 573, pp 181-186 doi:10.4028/www.scientific.net/amm.573.181 2014 Trans Tech Publications, Switzerland SRAM Based Random Number Generator
More informationDesign of BIST with Low Power Test Pattern Generator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 5, Ver. II (Sep-Oct. 2014), PP 30-39 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of BIST with Low Power Test Pattern Generator
More informationLFSR Counter Implementation in CMOS VLSI
LFSR Counter Implementation in CMOS VLSI Doshi N. A., Dhobale S. B., and Kakade S. R. Abstract As chip manufacturing technology is suddenly on the threshold of major evaluation, which shrinks chip in size
More informationISSN (Print) Original Research Article. Coimbatore, Tamil Nadu, India
Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 016; 4(1):1-5 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources) www.saspublisher.com
More informationDesign and Implementation OF Logic-BIST Architecture for I2C Slave VLSI ASIC Design Using Verilog
Design and Implementation OF Logic-BIST Architecture for I2C Slave VLSI ASIC Design Using Verilog 1 Manish J Patel, 2 Nehal Parmar, 3 Vishwas Chaudhari 1, 2, 3 PG Students (VLSI & ESD) Gujarat Technological
More informationVLSI Test Technology and Reliability (ET4076)
VLSI Test Technology and Reliability (ET476) Lecture 9 (2) Built-In-Self Test (Chapter 5) Said Hamdioui Computer Engineering Lab Delft University of Technology 29-2 Learning aims Describe the concept and
More informationTEST PATTERNS COMPRESSION TECHNIQUES BASED ON SAT SOLVING FOR SCAN-BASED DIGITAL CIRCUITS
TEST PATTERNS COMPRESSION TECHNIQUES BASED ON SAT SOLVING FOR SCAN-BASED DIGITAL CIRCUITS Jiří Balcárek Informatics and Computer Science, 1-st class, full-time study Supervisor: Ing. Jan Schmidt, Ph.D.,
More informationLFSR Based Watermark and Address Generator for Digital Image Watermarking SRAM
LFSR Based Watermark and Address Generator for igital Image Watermarking SRAM S. Bhargav Kumar #1, S.Jagadeesh *2, r.m.ashok #3 #1 P.G. Student, M.Tech. (VLSI), epartment of Electronics and Communication
More informationTesting of Cryptographic Hardware
Testing of Cryptographic Hardware Presented by: Debdeep Mukhopadhyay Dept of Computer Science and Engineering, Indian Institute of Technology Madras Motivation Behind the Work VLSI of Cryptosystems have
More informationDesign of BIST Enabled UART with MISR
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 85-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) ABSTRACT Design of BIST Enabled UART with
More informationAssistant Professor, Electronics and Telecommunication Engineering, DMIETR, Wardha, Maharashtra, India
2018 IJSRSET Volume 4 Issue 1 Print ISSN: 2395-1990 Online ISSN : 2394-4099 Themed Section : Engineering and Technology Design and Analysis of a Random Number Generator on FPGA D. S. Bhojane 1, Sneha S.
More informationFault Analysis of Stream Ciphers
Fault Analysis of Stream Ciphers Jonathan J. Hoch and Adi Shamir Department of Computer Science and Applied Mathematics, The Weizmann Institute of Science, Israel Abstract. A fault attack is a powerful
More informationOn Properties of PN Sequences Generated by LFSR a Generalized Study and Simulation Modeling
Indian Journal of Science and Technology On Properties of PN Sequences Generated by LFSR a Generalized Study and Simulation Modeling Afaq Ahmad*, Sayyid Samir Al-Busaidi and Mufeed Juma Al-Musharafi Department
More informationA High- Speed LFSR Design by the Application of Sample Period Reduction Technique for BCH Encoder
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 239 42, ISBN No. : 239 497 Volume, Issue 5 (Jan. - Feb 23), PP 7-24 A High- Speed LFSR Design by the Application of Sample Period Reduction
More informationBit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA
Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA M.V.M.Lahari 1, M.Mani Kumari 2 1,2 Department of ECE, GVPCEOW,Visakhapatnam. Abstract The increasing growth of sub-micron
More information[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF BIST TECHNIQUE IN UART SERIAL COMMUNICATION M.Hari Krishna*, P.Pavan Kumar * Electronics and Communication
More informationWelch Gong (Wg) 128 Bit Stream Cipher For Encryption and Decryption Algorithm
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 137-144 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Welch Gong (Wg) 128 Bit Stream Cipher For
More informationDESIGN OF LOW POWER TEST PATTERN GENERATOR
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN(P): 2249-684X; ISSN(E): 2249-7951 Vol. 4, Issue 1, Feb 2014, 59-66 TJPRC Pvt.
More informationPower Problems in VLSI Circuit Testing
Power Problems in VLSI Circuit Testing Farhana Rashid and Vishwani D. Agrawal Auburn University Department of Electrical and Computer Engineering 200 Broun Hall, Auburn, AL 36849 USA fzr0001@tigermail.auburn.edu,
More informationOverview: Logic BIST
VLSI Design Verification and Testing Built-In Self-Test (BIST) - 2 Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut 23 April 2007 1 Overview: Logic BIST Motivation Built-in
More informationOptimum Composite Field S-Boxes Aimed at AES
Optimum Composite Field S-Boxes Aimed at AES R.THILLAIKKARASI Assistant professor, Department Of ECE, Salem college of Engineering and technology. Salem, India. K.VAISHNAVI Post Graduate Student M.E Applied
More informationDesign of Test Circuits for Maximum Fault Coverage by Using Different Techniques
Design of Test Circuits for Maximum Fault Coverage by Using Different Techniques Akkala Suvarna Ratna M.Tech (VLSI & ES), Department of ECE, Sri Vani School of Engineering, Vijayawada. Abstract: A new
More informationSIC Vector Generation Using Test per Clock and Test per Scan
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 84-89 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) SIC Vector Generation Using Test per Clock
More informationLecture 8: Sequential Logic
Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs
More informationDesign of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 V Priya 1 M Parimaladevi 2 1 Master of Engineering 2 Assistant Professor 1,2 Department
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 9, September ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 9, September-2014 917 The Power Optimization of Linear Feedback Shift Register Using Fault Coverage Circuits K.YARRAYYA1, K CHITAMBARA
More informationWeighted Random and Transition Density Patterns For Scan-BIST
Weighted Random and Transition Density Patterns For Scan-BIST Farhana Rashid Intel Corporation 1501 S. Mo-Pac Expressway, Suite 400 Austin, TX 78746 USA Email: farhana.rashid@intel.com Vishwani Agrawal
More informationCSE 352 Laboratory Assignment 3
CSE 352 Laboratory Assignment 3 Introduction to Registers The objective of this lab is to introduce you to edge-trigged D-type flip-flops as well as linear feedback shift registers. Chapter 3 of the Harris&Harris
More informationA Hardware Oriented Method to Generate and Evaluate Nonlinear Interleaved Sequences with Desired properties
A Hardware Oriented Method to Generate and Evaluate Nonlinear Interleaved Sequences with Desired properties Quynh Le Chi 1 Cuong Nguyen Le 2 Thang Pham Xuan 2 1. Van Lang University, 45 Tran Khac Nhu,
More informationFurther Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji
S.NO 2018-2019 B.TECH VLSI IEEE TITLES TITLES FRONTEND 1. Approximate Quaternary Addition with the Fast Carry Chains of FPGAs 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. A Low-Power
More informationFPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET
International Journal of VLSI Design, 2(2), 20, pp. 39-46 FPGA IMPLEMENTATION AN ALGORITHM TO ESTIMATE THE PROXIMITY OF A MOVING TARGET Ramya Prasanthi Kota, Nagaraja Kumar Pateti2, & Sneha Ghanate3,2
More informationTERRESTRIAL broadcasting of digital television (DTV)
IEEE TRANSACTIONS ON BROADCASTING, VOL 51, NO 1, MARCH 2005 133 Fast Initialization of Equalizers for VSB-Based DTV Transceivers in Multipath Channel Jong-Moon Kim and Yong-Hwan Lee Abstract This paper
More informationBuilt-In Self-Test (BIST) Abdil Rashid Mohamed, Embedded Systems Laboratory (ESLAB) Linköping University, Sweden
Built-In Self-Test (BIST) Abdil Rashid Mohamed, abdmo@ida ida.liu.se Embedded Systems Laboratory (ESLAB) Linköping University, Sweden Introduction BIST --> Built-In Self Test BIST - part of the circuit
More informationCryptanalysis of the Bluetooth E 0 Cipher using OBDD s
Cryptanalysis of the Bluetooth E 0 Cipher using OBDD s Yaniv Shaked and Avishai Wool School of Electrical Engineering Systems, Tel Aviv University, Ramat Aviv 69978, ISRAEL shakedy@eng.tau.ac.il, yash@acm.org
More informationImplementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters
IOSR Journal of Mechanical and Civil Engineering (IOSR-JMCE) e-issn: 2278-1684, p-issn: 2320-334X Implementation of BIST Test Generation Scheme based on Single and Programmable Twisted Ring Counters N.Dilip
More informationdata and is used in digital networks and storage devices. CRC s are easy to implement in binary
Introduction Cyclic redundancy check (CRC) is an error detecting code designed to detect changes in transmitted data and is used in digital networks and storage devices. CRC s are easy to implement in
More informationISSN:
191 Low Power Test Pattern Generator Using LFSR and Single Input Changing Generator (SICG) for BIST Applications A K MOHANTY 1, B P SAHU 2, S S MAHATO 3 Department of Electronics and Communication Engineering,
More informationDESIGN OF RECONFIGURABLE IMAGE ENCRYPTION PROCESSOR USING 2-D CELLULAR AUTOMATA GENERATOR
International Journal of Computer Science and Applications, Vol. 6, No, 4, pp 43-62, 29 Technomathematics Research Foundation DESIGN OF RECONFIGURABLE IMAGE ENCRYPTION PROCESSOR USING 2-D CELLULAR AUTOMATA
More informationSECURED EEG DISTRIBUTION IN TELEMEDICINE USING ENCRYPTION MECHANISM
SECURED EEG DISTRIBUTION IN TELEMEDICINE USING ENCRYPTION MECHANISM Ankita Varshney 1, Mukul Varshney 2, Jitendra Varshney 3 1 Department of Software Engineering, 3 Department Of Computer Science and Engineering
More informationNH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS
NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203
More informationImplementation of High Speed Adder using DLATCH
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 12, December 2015, PP 162-172 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Implementation of High Speed Adder using
More informationDESIGN OF HIGH SPEED RECONFIGURABLE COPROCESSOR FOR INTERLEAVER AND DE- INTERLEAVER OPERATIONS
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
More informationAn optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency
Journal From the SelectedWorks of Journal December, 2014 An optimized implementation of 128 bit carry select adder using binary to excess-one converter for delay reduction and area efficiency P. Manga
More informationThe Design and Analysis of a True Random Number Generator in a Field Programmable Gate Array
The Design and Analysis of a True Random Number Generator in a Field Programmable Gate Array A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science at George
More informationChapter 4. Logic Design
Chapter 4 Logic Design 4.1 Introduction. In previous Chapter we studied gates and combinational circuits, which made by gates (AND, OR, NOT etc.). That can be represented by circuit diagram, truth table
More informationI. INTRODUCTION. S Ramkumar. D Punitha
Efficient Test Pattern Generator for BIST Using Multiple Single Input Change Vectors D Punitha Master of Engineering VLSI Design Sethu Institute of Technology Kariapatti, Tamilnadu, 626106 India punithasuresh3555@gmail.com
More informationLow Transition-Generalized Linear Feedback Shift Register Based Test Pattern Generator Architecture for Built-in-Self-Test
Journal of Computer Science 8 (6): 815-81, 01 ISSN 1549-3636 01 Science Publications Low Transition-Generalized Linear Feedback Shift Register Based Test Pattern Generator Architecture for Built-in-Self-Test
More informationLow Transition Test Pattern Generator Architecture for Built-in-Self-Test
American Journal of Applied Sciences 9 (9): 1396-1406, 2012 ISSN 1546-9239 2012 Science Publication Low Transition Test Pattern Generator Architecture for Built-in-Self-Test 1 Sakthivel, P., 2 A. NirmalKumar
More information