A new Interlock Design for the TESLA RF System
|
|
- Amber Cole
- 6 years ago
- Views:
Transcription
1 A new Interlock Design for the TESLA RF System H. Leich 1, A. Kretzschmann 1, S. Choroba 2, T. Grevsmühl 2, N. Heidbrook 2, J. Kahl 2, 1 (DESY Zeuthen) 2 (DESY Hamburg) The Problem The Interlock Architecture Implementation Status of the Project 1/29/2007 Holger Leich, DESY Zeuthen 1 Main Task of the Interlock Sytem --> to prevent any damage from the cost expensive components of the RF station --> also to prevent any damage from other environment Sources of Interlock Error Signals hard component failures (non-reversible hardware malfunction) --> broken cable or damaged contact, dead sensor,... soft errors (e.g. sparks in the klystron or wave guide system, temperature above a threshold,...) error conditions caused by transient noise from the RF station itself 1/29/2007 Holger Leich, DESY Zeuthen 2 1
2 Klystron interlock Low level RF PITZ Clear, Clock, Dout RF- leak 1&2 enable Klystron 1&2 Clock... Din all input signals internal states output signals 12 gun signals separate enable RF Control system all input signals internal states output signals masks to BIS enable shutter1 1&2 Interlock Subsystems safety & person IL o.k. laser pulse length laser rep. Rate enable RF enable alig.laser Person interlock enable BIS 1&2 enable magnets 1 & 2 Magnets Laser interlock PM Gun fast Gun IL o.k. reset gun interlock laser shutter Beam inhibit system solenoid supply o.k. ADCs 9 analog signals Gun interlock Profibus 1/29/2007 Holger Leich, DESY Zeuthen 3 Architecture of the existing Interlock Strictly digital hierarchical Interlock Process Analysis Output to Process Analog Process Input Digital Process Input Analog Output Digital Output Sensor Sensor Adapter Unit Adapter Unit Klystron, RF Station 1/29/2007 Holger Leich, DESY Zeuthen 4 2
3 Klystron Interlock Inputs Digital Inputs - Oil levels - Cooling water flow - Vacuum pump current Analog Inputs - Oil temperature - Cooling water temperature - Heater current - Solenoid current - SF6 gas pressure 1/29/2007 Holger Leich, DESY Zeuthen 5 Klystron Interlock Inputs / Outputs Preprocessed Inputs - Person interlock o.k - RF leakage detector - Modulator ready - Gun interlock o.k. - RF system ready Interlock Outputs - Modulator on - Heater power supply on - Solenoid power supply on - RF enable 1/29/2007 Holger Leich, DESY Zeuthen 6 3
4 Response Times Ultra Fast (UF): R t < 1 µs Fast (F): R t = µs Slow (SL): R t > 5 µs --> Actual implementation only SL and F --> ca. 40 signals to process 1/29/2007 Holger Leich, DESY Zeuthen 7 Overview over the new Interlock Design Master Control System Component Characteristics Predefined Curve Data Measured Characteristic Interlock Logic implemented based on a Microcontroller (Processor Core) User programmable ASIC (FPGA) Time discrete digital data Analog Process Input Digital Process Input Analog/Digital Process Output Sensor Sensor Adapter Unit Klystron, RF Station 1/29/2007 Holger Leich, DESY Zeuthen 8 4
5 Implementation Constraints The Implementation limited space in TESLA-tunnel Other, DESY defined constraints combine Control & Interlock Functions into only one crate per RF-station perform communication between modules via backplane ( no extra cable for communication) process-i/o with no cables to the front side of the crate; all cables from rear site use a standard with stable, fast enough & easy to implement bus interface use a standard that gives flexibility at the level of system integration ( definition of backplane-ressources : standard bus, user defined bus, ) use a standard that saves investment over longer time scale use a standard to have the option to buy commercial available products (CPU`s, DAQ components, piggy pack, e.g. IP modules,...) use a standard that offers the option of additional boardspace (rear transition option) 1/29/2007 Holger Leich, DESY Zeuthen 9 Implementation Details DESY decision: Use a VME64x system - VME64x introduces 5 row (160 pins) connectors J1/J2 and an optional 95pin-connector J0 415 pins Total = 210 pins VME System pins User Defined => enough pin resources per slot and per backplane to build a compact interlock/control system VME is a stable, fast enough and easy to implement bus and instrumentation system mixed use of VME and VME64x devices possible rear transition board option easy system integration DESY: 205 pins User Defined: 64 pins per slot used for rear transition 141 pins across the backplane to implement a fast user bus 1/29/2007 Holger Leich, DESY Zeuthen 10 5
6 DESY-VME64x-Backplane ( slot-pin configuration ) 1 z a b c d J1 J e d c b a 19 1 z a b c d J2 per Slot per Slot pin User Defined Bus (GTL) Rear I/O Connections: 64 pins VME64x Standard 1/29/2007 Holger Leich, DESY Zeuthen 11 Interlock / Control Crate VME-CPU (VME-Controller) HD Profibus Reserve Interlock Master / Sequencer Up to 16 I/O-Modules Control- / Monitoring Interlock 1/29/2007 Holger Leich, DESY Zeuthen 12 6
7 Interlock / Control Crate (Side view) Front Boards (160 mm) VMEbus Interface Interlock / Master Logic I/O resources User Bus Interface J1 J0 Rear Boards (160 mm) Rear Transition Signals Additional I/O-functions Signal conditioning J2 VME64x Backplane, 160pin-J1/J2, 95pin-J0 (with J0 full & J2-pins rows z,d bussed) 1/29/2007 Holger Leich, DESY Zeuthen 13 Structure of the DESY User Defined Bus Sytem Master / Sequencer 110 lines connected: 22 Time-Mux-Bus 34 Control-Bus 16 Event-Bus 2 BusInit, BusClock 4 Reserve BusControl 32 Reserve (bi-directional) (all lines GTL) BusInit, BusClock Time-Multiplex-Bus Control-Bus Event-Bus Reserve I/O-Module & other Modules 31 lines spare at backplane for free use by other (future) components / systems Event-Bus and/or Reserve could be defined as LAM (Emergency Line) for Interlock Signals with very high priority 1/29/2007 Holger Leich, DESY Zeuthen 14 7
8 Time Mux Bus Bus Timing BCLK Init_l ADDR Data D(0) 0 D(0) 1 D(1) 2 D(2) 3 D(3) Control Bus BCLK STRB_l WE_l Address Data ADDRi Data Out ADDRj Data In BCLK SRVRQ_l Event Bus 1/29/2007 Holger Leich, DESY Zeuthen 15 Architecture of the Interlock Master / Sequencer Interlock I/O Boards ACEX EP1K100 FC484 Ctrl Out Ctrl In Interlock Logic (Sequencer/ Controller) Data Out Data In Ack Req Ack Req VME Access Control VME Interrupt Control Req Data Mux Ack ROM Access Arbiter & Address Mux ROM 512 x 16 DPM Access Control Address Mux Req Ack CS CE WE Data Bus Address Bus AM[5..0], AS, DS[1..0], Write, `ABT2244 LWord, Iack, IackIn Dtack, Berr, IRQ[7..4], IackOut `F38 `ABT Data Bus DB[15..0] Address Bus A[23..1] `ABT2244 VME Bus Nonvolatile SRAM 64K x 16 (4 x U634H256CSK25) 1/29/2007 Holger Leich, DESY Zeuthen 16 8
9 Other Modules under Construction Digital Input Module Digital Output normal Digital Output ultrafast Analog IO fast Digital IO LWL (Rear Module) 1/29/2007 Holger Leich, DESY Zeuthen 17 Status of the Project Architecture definition finished Backplane design & manufacturing finished Master/Sequencer design finished/assembled/tested I/O Module design DigiIn: assembled, not yet tested DigiOut, DigiOutFast: layout process Analog I/O: design not yet finished Digital IO LWL: not yet designed Firmware design ongoing 1/29/2007 Holger Leich, DESY Zeuthen 18 9
10 Existing RF Interlock System 1/29/2007 Holger Leich, DESY Zeuthen 19 VME64x-Crate with DESY VME64x Backplane 1/29/2007 Holger Leich, DESY Zeuthen 20 10
11 Interlock Master / Sequencer Module 1/29/2007 Holger Leich, DESY Zeuthen 21 11
AREAL- Phase 1. B. Grigoryan on behalf of AREAL team
AREAL- Phase 1 Progress & Status B. Grigoryan on behalf of AREAL team Contents Machine Layout Building & Infrastructure Laser System RF System Vacuum System Cooling System Control System Beam Diagnostics
More informationAn Overview of Beam Diagnostic and Control Systems for AREAL Linac
An Overview of Beam Diagnostic and Control Systems for AREAL Linac Presenter G. Amatuni Ultrafast Beams and Applications 04-07 July 2017, CANDLE, Armenia Contents: 1. Current status of existing diagnostic
More informationADF-2 Production Readiness Review
ADF-2 Production Readiness Review Presented by D. Edmunds 11-FEB-2005 The ADF-2 circuit board is part of the new Run IIB Level 1 Calorimeter Trigger. The purpose of this note is to provide the ADF-2 Production
More informationDetailed Design Report
Detailed Design Report Chapter 4 MAX IV Injector 4.6. Acceleration MAX IV Facility CHAPTER 4.6. ACCELERATION 1(10) 4.6. Acceleration 4.6. Acceleration...2 4.6.1. RF Units... 2 4.6.2. Accelerator Units...
More informationKlystron Lifetime Management System
Klystron Lifetime Management System Łukasz Butkowski Vladimir Vogel FLASH Seminar Outline 2 Introduction to KLM Protection and measurement functions Installation at Klystron test stand FPGA implementation
More informationSuperB- DCH. Servizio Ele<ronico Laboratori FrascaA
1 Outline 2 DCH FEE Constraints/Estimate & Main Blocks front- end main blocks Constraints & EsAmate Trigger rate (150 khz) Trigger/DAQ data format I/O BW Trigger Latency Minimum trigger spacing. Chamber
More informationRome group activity since last meeting (4)
OLYMPUS Collaboration DESY 30/August/2010 Rome group activity since last meeting (4) DESY 30/August/2010 Olympus Collaboration meeting Salvatore Frullani / INFN-Rome Sanità Group 1 GEM electronics: Outline
More informationC8000. switch over & ducking
features Automatic or manual Switch Over or Fail Over in case of input level loss. Ducking of a main stereo or surround sound signal by a line level microphone or by a pre recorded announcement / ad input.
More informationHigh QE Photocathodes lifetime and dark current investigation
High QE Photocathodes lifetime and dark current investigation Paolo Michelato INFN Milano - LASA Main Topics High QE photocathode lifetime QE vs. time (measurements on several cathodes, FLASH data) QE
More informationLatest Timing System Developments
Latest Timing System Developments Jukka Pietarinen EPICS Collaboration Meeting Shanghai March 2008 25.4.2007 Register Map Changes (new register mapping) CompactPCI boards implement new register mapping
More informationC8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs
features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,
More informationTTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,
More informationDesign and Implementation of an AHB VGA Peripheral
Design and Implementation of an AHB VGA Peripheral 1 Module Overview Learn about VGA interface; Design and implement an AHB VGA peripheral; Program the peripheral using assembly; Lab Demonstration. System
More informationNational Park Service Photo. Utah 400 Series 1. Digital Routing Switcher.
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah Scientific has been involved in the design and manufacture of routing switchers for audio and video signals for over thirty years.
More informationTECHNICAL SPECIFICATION Multi-beam S-band Klystron type BT267
TECHNICAL SPECIFICATION Multi-beam S-band Klystron type BT267 The company was created for the development and manufacture of precision microwave vacuum-electron-tube devices (VETD). The main product areas
More informationCryostat Instrumentation Cabling Grounding and Shielding. Eric Hazen Boston University 12/15/08 1
Cryostat Instrumentation Cabling Grounding and Shielding Eric Hazen Boston University 12/15/08 1 Electromagnetic Compatibility We need to classify our instrumentation in terms of Emission and Susceptibility
More informationCONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO1.028-1 (2005) CONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER A. Butterworth 1,
More informationCMS Conference Report
Available on CMS information server CMS CR 1997/017 CMS Conference Report 22 October 1997 Updated in 30 March 1998 Trigger synchronisation circuits in CMS J. Varela * 1, L. Berger 2, R. Nóbrega 3, A. Pierce
More informationSpecial Applications Modules
(IC697HSC700) datasheet Features 59 1 IC697HSC700 a45425 Single slot module Five selectable counter types 12 single-ended or differential inputs TTL, Non-TTL and Magnetic Pickup input thresholds Four positive
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz
CSE140L: Components and Design Techniques for Digital Systems Lab CPU design and PLDs Tajana Simunic Rosing Source: Vahid, Katz 1 Lab #3 due Lab #4 CPU design Today: CPU design - lab overview PLDs Updates
More informationBehavior of the TTF2 RF Gun with long pulses and high repetition rates (TESLA note )
Behavior of the TTF2 RF Gun with long pulses and high repetition rates (TESLA note 2003-33) DESY Hamburg TESLA COLLABORATION MEETING DESY Zeuthen, 22 Jan 2004 TTF2 RF GUN SCHEMATIC (ANSYS, F. Marhauser)
More informationXFEL High Power RF System Recent Developments
XFEL High Power RF System Recent Developments for the XFEL RF Group Outline XFEL RF System Requirements Overview Basic Layout RF System Main Components Multibeam Klystrons Modulator RF Waveguide Distribution
More informationapplication software
application software application software Input products / Shutter Output / RF output Electrical / Mechanical characteristics: see product user manual Product reference Product designation TP device RF
More informationFront End Electronics
CLAS12 Ring Imaging Cherenkov (RICH) Detector Mid-term Review Front End Electronics INFN - Ferrara Matteo Turisini 2015 October 13 th Overview Readout requirements Hardware design Electronics boards Integration
More informationAn FPGA Based Solution for Testing Legacy Video Displays
An FPGA Based Solution for Testing Legacy Video Displays Dale Johnson Geotest Marvin Test Systems Abstract The need to support discrete transistor-based electronics, TTL, CMOS and other technologies developed
More informationDesign and Implementation of Timer, GPIO, and 7-segment Peripherals
Design and Implementation of Timer, GPIO, and 7-segment Peripherals 1 Module Overview Learn about timers, GPIO and 7-segment display; Design and implement an AHB timer, a GPIO peripheral, and a 7-segment
More informationLLRF at SSRF. Yubin Zhao
LLRF at SSRF Yubin Zhao 2017.10.16 contents SSRF RF operation status Proton therapy LLRF Third harmonic cavity LLRF Three LINAC LLRF Hard X FEL LLRF (future project ) Trip statistics of RF system Trip
More informationTHE WaveDAQ SYSTEM FOR THE MEG II UPGRADE
Stefan Ritt, Paul Scherrer Institute, Switzerland Luca Galli, Fabio Morsani, Donato Nicolò, INFN Pisa, Italy THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE DRS4 Chip 0.2-2 ns Inverter Domino ring chain IN Clock
More informationStatus of the X-ray FEL control system at SPring-8
Status of the X-ray FEL control system at SPring-8 T.Fukui 1, T.Hirono 2, N.Hosoda 1, M.Ishii 2, M.Kitamura 1 H.Maesaka 1,T.Masuda 2, T.Matsushita 2, T.Ohata 2, Y.Otake 1, K.Shirasawa 1,M.Takeuchi 2, R.Tanaka
More informationDATA ACQUISITION SYSTEM FOR SUPERKEKB BEAM LOSS MONITORS
DATA ACQUISITION SYSTEM FOR SUPERKEKB BEAM LOSS MONITORS Makoto Tobiyama #, Hitomi Ikeda and John W. Flanagan, KEK Accelerator Laboratory, 1-1 Oho, Tsukuba 305-0801, Japan. Graduate University for Advanced
More informationTebis application software
Tebis application software Input products / ON / OFF output / RF dimmer Electrical / Mechanical characteristics: see product user manual Product reference Product designation TP device RF device WYC42xQ
More informationHPS Slow Controls Overview
HPS Slow Controls Overview Hovanes Egiyan 6/18/2014 Hovanes Egiyan HPS Collaboration Meeting 1 Content Introduction HPS SVT Controls ECAL Controls Hall B controls Summary 6/18/2014 Hovanes Egiyan HPS Collaboration
More informationDiamond detectors in the CMS BCM1F
Diamond detectors in the CMS BCM1F DESY (Zeuthen) CARAT 2010 GSI, 13-15 December 2010 On behalf of the DESY BCM and CMS BRM groups 1 Outline: 1. Introduction to the CMS BRM 2. BCM1F: - Back-End Hardware
More informationA/D and D/A convertor 0(4) 24 ma DC, 16 bits
A/D and D/A convertor 0(4) 24 ma DC, 6 bits ZAT-DV The board contains independent isolated input A/D convertors for measurement of DC current signals 0(4) ma from technological convertors and sensors and
More informationOPERATING INSTRUCTIONS
OPERATING INSTRUCTIONS MATRIX SYSTEM SX-2000 SERIES Thank you for purchasing TOA's Matrix System. Please carefully follow the instructions in this manual to ensure long, trouble-free use of your equipment.
More informationapplication software
application software application software Input products / Shutter Output / RF output Electrical / Mechanical characteristics: see product user manual Product reference Product designation TP device RF
More informationSIMATIC. ET 200S distributed I/O IM151-1 BASIC interface module (6ES7151-1CA00-0AB0) Preface. Properties 1. Parameters 2. Error and system messages 3
Preface SIMATIC ET 200S distributed I/O SIMATIC ET 200S distributed I/O IM151-1 BASIC interface module (6ES7151-1CA00-0AB0) Properties 1 Parameters 2 Error and system messages 3 Response times 4 Manual
More informationNews from HZB / BESSY Wolfgang Anders at ESLS-RF Meeting September 2010 Trieste
News from HZB / BESSY Wolfgang Anders at ESLS-RF Meeting September 2010 Trieste Outline Status Klystrons / IOT Modifications of transmitters New LINAC for BESSY II Status BERLinPro HoBiCaT Extension --
More informationDT9834 Series High-Performance Multifunction USB Data Acquisition Modules
DT9834 Series High-Performance Multifunction USB Data Acquisition Modules DT9834 Series High Performance, Multifunction USB DAQ Key Features: Simultaneous subsystem operation on up to 32 analog input channels,
More informationPACSystems* RX3i. Isolated Thermocouple Input Module, 6 Channels, IC695ALG306-EB Isolated Thermocouple Input Module, 12 Channels, IC695ALG312-EB
September 2013 PACSystems* RX3i Isolated Thermocouple Input Module, 6 Channels, IC695ALG306-EB Isolated Thermocouple Input Module, 12 Channels, IC695ALG312-EB Isolated +24 VDC Power Isolated Thermocouple
More informationG0 Laser Status Parity Controls Injector Diagnostics
G0 Laser Status Parity Controls Injector Diagnostics G0 Collaboration Mtg Jefferson Lab August 16, 2002 G0 Collaboration Mtg (August 16, 2002), 1 Installed new AOM homebuilt laser G0 Collaboration Mtg
More informationATCA-based LLRF System for XFEL
ATCA-based LLRF System for XFEL Demonstration at FLASH Waldemar Koprek, DESY for the XFEL LLRF team Outline Introduction to ATCA LLRF System for the European XFEL Demonstration at FLASH Measurements Introduction
More informationNanoCom ADS-B. Datasheet An ADS-B receiver for space applications
NanoCom ADS-B Datasheet An ADS-B receiver for space applications 1 Table of contents 1 TABLE OF CONTENTS... 2 2 CHANGELOG... 3 3 INTRODUCTION... 4 4 OVERVIEW... 4 4.1 HIGHLIGHTED FEATURES... 4 4.2 BLOCK
More informationA MISSILE INSTRUMENTATION ENCODER
A MISSILE INSTRUMENTATION ENCODER Item Type text; Proceedings Authors CONN, RAYMOND; BREEDLOVE, PHILLIP Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationDT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging
Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows
More informationOPERATION MANUAL. USF-1013DEMUX Digital Audio Demultiplexer. 2 nd Edition. Software Version Higher
OPERATION MANUAL USF-1013DEMUX Digital Audio Demultiplexer 2 nd Edition Software Version 2.00 - Higher Precautions Important Safety Warnings [Power] Stop [Circuitry Access] Do not place or drop heavy or
More informationMXS Strada USER GUIDE
MXS Strada USER GUIDE AiM TECH Srl. Via Cavalcanti, 8 20063 Cernusco S/N (MI) Italia Tel. (+39) 02.9290571 Made in Italy www.aim-sportline.com MXS Strada 01. INTRODUCTION 02. WHAT IS IN THE KIT 03. LAYOUT
More informationNational Park Service Photo Utah 400 Series 1 Digital Routing Switcher
National Park Service Photo Utah 400 Series 1 Digital Routing Switcher Utah 400 Series 1 Visit for our other products Utah Scientific offers a wide range of control panels to suit any type of routing switcher
More informationDigital BPMs and Orbit Feedback Systems
Digital BPMs and Orbit Feedback Systems, M. Böge, M. Dehler, B. Keil, P. Pollet, V. Schlott Outline stability requirements at SLS storage ring digital beam position monitors (DBPM) SLS global fast orbit
More informationModel 5250 Five Channel Digital to Analog Video Converter Data Pack
Model 5250 Five Channel Digital to Analog Video Converter Data Pack E NSEMBLE D E S I G N S Revision 3.1 SW v2.0.1 This data pack provides detailed installation, configuration and operation information
More informationPITZ Introduction to the Video System
PITZ Introduction to the Video System Stefan Weiße DESY Zeuthen June 10, 2003 Agenda 1. Introduction to PITZ 2. Why a video system? 3. Schematic structure 4. Client/Server architecture 5. Hardware 6. Software
More information5 Project Costs and Schedule
93 5 Project Costs and Schedule 5.1 Overview The cost evaluation for the integrated version of the XFEL with 30 experiments and 35 GeV beam energy as described in the TDR-2001 yielded 673 million EUR for
More informationOperating Instructions
CNTX Contrast sensor Operating Instructions CAUTIONS AND WARNINGS SET-UP DISTANCE ADJUSTMENT: As a general rule, the sensor should be fixed at a 15 to 20 angle from directly perpendicular to the target
More informationOTX Optical Transmitter. Operation Instructions
OTX 1310-10 Optical Transmitter Operation Instructions Operation Instructions OTX 1310-10 Optical Transmitter Table of contents 1. Description...4 1.1. Block Diagram...4 2. Front and rear panel...5 2.1.
More informationRF considerations for SwissFEL
RF considerations for H. Fitze in behalf of the PSI RF group Workshop on Compact X-Ray Free Electron Lasers 19.-21. July 2010, Shanghai Agenda Introduction RF-Gun Development C-band development Summary
More informationSeries 3000 Dual Cast Transmitter
Hans H. Plisch GmbH + Co. KG Edition: 02/2009 Series 3000 Dual Cast Transmitter Hans H. Plisch GmbH + Co. KG TDV 3000 Dual Cast Liquid Cooled UHF Transmitter Dual Cast Liquid Cooled UHF Transmitter TDV
More informationModel 6010 Four Channel 20-Bit Audio ADC Data Pack
Model 6010 Four Channel 20-Bit Audio ADC Data Pack Revision 3.1 SW v1.0.0 This data pack provides detailed installation, configuration and operation information for the Model 6010 Four Channel 20-bit Audio
More informationSHOWLINE SL BAR 640 LINEAR WASH LUMINAIRE SPECIFICATIONS.
GENERAL. A.) Overview. SHOWLINE SL BAR 640 LINEAR WASH LUMINAIRE SPECIFICATIONS. 1.) The luminaire shall be a color mixing luminaire employing twenty-four (24) red, green, blue, and white LED engines.
More informationDAC20. 4 Channel Analog Audio Output Synapse Add-On Card
DAC20 4 Channel Analog Audio Output Synapse Add-On Card TECHNICAL MANUAL DAC20 Analog Audio Delay Line Lange Wagenstraat 55 NL-5126 BB Gilze The Netherlands Phone: +31 161 850 450 Fax: +31 161 850 499
More informationRF Upgrades & Experience At JLab. Rick Nelson
RF Upgrades & Experience At JLab Rick Nelson Outline Background: CEBAF / Jefferson Lab History, upgrade requirements & decisions Progress & problems along the way Present status Future directions & concerns
More informationProgress in Finite State Machine Developments at FLASH. Olaf Hensler MCS
Progress in Finite State Machine Developments at FLASH Olaf Hensler MCS FLASH-seminar 19.Oct. 2010 Olaf Hensler DESY - MCS Objective of this simple FSM design Start up a system Coupler, klystron, LLRF
More information2000 W, 2450 MHz Microwave Generator GMP 20K SM 56M230 FST 3 IR
2000 W, 2450 MHz Microwave Generator GMP 20K SM 56M230 FST 3 IR Power supply It is based upon the latest switch mode power supply technology, offering size reduction (i.e. 19 rack, 3U power supply), good
More informationInstalling the FOREST SHUTTLE S / L
2 Installing the FOREST SHUTTLE S / L 1 Assemble the track 2 Install the brackets and fix the track onto the brackets 3 Do not attach the drapery yet. Attach the drapery only after the end positions have
More informationIntroduction. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Introduction ECE 153B Sensor & Peripheral Interface Design Course Facts Instructor Dr. John M. Johnson (johnson@ece.ucsb.edu) Harold Frank Hall 3165 Office hours: Monday and Wednesday, 12:30 1:30 PM Lecture
More informationMajor Differences Between the DT9847 Series Modules
DT9847 Series Dynamic Signal Analyzer for USB With Low THD and Wide Dynamic Range The DT9847 Series are high-accuracy, dynamic signal acquisition modules designed for sound and vibration applications.
More informationTherapy Control and Patient Safety for Proton Therapy
Proceedings of the CAS-CERN Accelerator School: Accelerators for Medical Applications, Vösendorf, Austria, 26 May 5 June 2015, edited by R. Bailey, CERN Yellow Reports: School Proceedings, Vol. 1/2017,
More informationPulsed Klystrons for Next Generation Neutron Sources Edward L. Eisen - CPI, Inc. Palo Alto, CA, USA
Pulsed Klystrons for Next Generation Neutron Sources Edward L. Eisen - CPI, Inc. Palo Alto, CA, USA Abstract The U.S. Department of Energy (DOE) Office of Science has funded the construction of a new accelerator-based
More informationModel 7600 HD/SD Embedder/ Disembedder Data Pack
Model 7600 HD/SD Embedder/ Disembedder Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0.1 This data pack provides detailed installation, configuration and operation information for the 7600 HD/SD
More informationDEDICATED TO EMBEDDED SOLUTIONS
DEDICATED TO EMBEDDED SOLUTIONS DESIGN SAFE FPGA INTERNAL CLOCK DOMAIN CROSSINGS ESPEN TALLAKSEN DATA RESPONS SCOPE Clock domain crossings (CDC) is probably the worst source for serious FPGA-bugs that
More informationAD16-64(LPCI)LA. Non-isolated high precision analog input board for Low Profile PCI AD16-64(LPCI)LA 1. Ver.1.01
Non-isolated high precision analog board for Low Profile PCI AD16-64(LPCI)LA * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus compatible
More informationCOMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM
COMMISSIONING OF THE ALBA FAST ORBIT FEEDBACK SYSTEM A. Olmos, J. Moldes, R. Petrocelli, Z. Martí, D. Yepez, S. Blanch, X. Serra, G. Cuni, S. Rubio, ALBA-CELLS, Barcelona, Spain Abstract The ALBA Fast
More informationEECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline
EECS150 - Digital Design Lecture 12 - Video Interfacing Oct. 8, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John
More informationUNIT V 8051 Microcontroller based Systems Design
UNIT V 8051 Microcontroller based Systems Design INTERFACING TO ALPHANUMERIC DISPLAYS Many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. Light
More informationTriple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.
Triple RTD SMART INPUT MODULE State-of-the-art Electromagnetic Noise Suppression Circuitry. Ensures signal integrity even in harsh EMC environments. On-board Digital Signal Processor. Linearization RTDs
More informationDimming actuators GDA-4K KNX GDA-8K KNX
Dimming actuators GDA-4K KNX GDA-8K KNX GDA-4K KNX 108394 GDA-8K KNX 108395 Updated: May-17 (Subject to changes) Page 1 of 67 Contents 1 FUNCTIONAL CHARACTERISTICS... 4 1.1 OPERATION... 5 2 TECHNICAL DATA...
More informationNext Linear Collider. The 8-Pack Project. 8-Pack Project. Four 50 MW XL4 X-band klystrons installed on the 8-Pack
The Four 50 MW XL4 X-band klystrons installed on the 8-Pack The Demonstrate an NLC power source Two Phases: 8-Pack Phase-1 (current): Multi-moded SLED II power compression Produce NLC baseline power: 475
More informationVIRTUAL INSTRUMENTATION
VIRTUAL INSTRUMENTATION Virtual instrument an equimplent that allows accomplishment of measurements using the computer. It looks like a real instrument, but its operation and functionality is essentially
More informationLED Array Board.
LED Array Board www.matrixtsl.com EB087 Contents About This Document 2 General Information 3 Board Layout 4 Testing This Product 5 Circuit Description 6 Circuit Diagram 7 About This Document This document
More informationSERCOS TSX CSY 84 Module V
SERCOS TSX CSY 84 Module V At a Glance Aim of this Part What's in this part? This part presents the SERCOS TSX CSY 84 module, its operating features and its installation. This Part contains the following
More information14 GHz, 2.2 kw KLYSTRON GENERATOR GKP 22KP 14GHz WR62 3x400V
14 GHz, 2.2 kw KLYSTRON GENERATOR GKP 22KP 14GHz WR62 3x400V With its characteristics of power stability independent of the load, very fast response time when pulsed (via external modulated signal), low
More informationModel 5405 Dual Analog Sync Generator Data Pack
Model 5405 Dual Analog Sync Generator Data Pack E NSEMBLE D E S I G N S Revision 2.1 SW v2.0 This data pack provides detailed installation, configuration and operation information for the 5405 Dual Analog
More informationCONVOLUTIONAL CODING
CONVOLUTIONAL CODING PREPARATION... 78 convolutional encoding... 78 encoding schemes... 80 convolutional decoding... 80 TIMS320 DSP-DB...80 TIMS320 AIB...80 the complete system... 81 EXPERIMENT - PART
More informationMultiwavelength Gain Module EDFA
Data sheet Multiwavelength Gain Module EDFA Bookham Technology s MultiWavelength Gain Modules are supplied with the EDFA optical, optoelectronic and electronic functions built in, requiring only a +5 V
More informationThe Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration
The Alice Silicon Pixel Detector (SPD) Peter Chochula for the Alice Pixel Collaboration The Alice Pixel Detector R 1 =3.9 cm R 2 =7.6 cm Main Physics Goal Heavy Flavour Physics D 0 K π+ 15 days Pb-Pb data
More informationC8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference
features Standard sync module for a frame Internal sync @ 44.1 / 48 / 88.2 / 96kHz External sync auto format sensing : AES, Word Clock, Video Reference Video Reference : Black Burst (NTSC or PAL) Composite
More informationSummary of recent photocathode studies
Summary of recent photocathode studies S. Lederer, S. Schreiber DESY L. Monaco, D. Sertore INFN Milano LASA FLASH seminar November 17 th, 2009 Outlook Cs 2 Te photocathodes Pulsed QE measurements laser
More informationEDA385 Bomberman. Fredrik Ahlberg Adam Johansson Magnus Hultin
EDA385 Bomberman Fredrik Ahlberg ael09fah@student.lu.se Adam Johansson rys08ajo@student.lu.se Magnus Hultin ael08mhu@student.lu.se 2013-09-23 Abstract This report describes how a Super Nintendo Entertainment
More informationSG4424 HDTV Slave Sync Generator User Guide
SG4424 HDTV Slave Sync Generator User Guide INTRODUCTION The SG4424LP HDTV Slave Sync Generator locks to either an NTSC or PAL reference signal and generates HD tri-level sync per SMPTE 274M (1080i/p)
More informationPACSystems* RX3i Thermocouple Input Module, 12 Channels, IC695ALG412-CB
September 2013 PACSystems* RX3i Thermocouple Input Module, 12 Channels, IC695ALG412-CB The PACSystems * Thermocouple Input module IC695ALG412 provides twelve isolated differential thermocouple input channels.
More informationA MTCA.4 Clock and Control System for the EuXFEL 2-D Detectors: Tests and Further Development
A MTCA.4 Clock and Control System for the EuXFEL 2-D Detectors: Tests and Further Development Erdem Motuk, Member, IEEE, Martin Postranecky, Matt Warren, and Matthew Wing Abstract This paper presents the
More informationHydrostatic Levelling Systems (HLS) on ILC - general aspects and possible realization -
Hydrostatic Levelling Systems () on - general aspects and possible realization - DESY- Peter Göttlicher Mathias Reinecke Markus Schlösser IWAA08, KEK, 11. 15.02.2008 IWAA2008 on Peter Göttlicher, Mathias
More informationPEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman
PEP-II longitudinal feedback and the low groupdelay woofer Dmitry Teytelman 1 Outline I. PEP-II longitudinal feedback and the woofer channel II. Low group-delay woofer topology III. Why do we need a separate
More informationA New 4MW LHCD System for EAST
1 EXW/P7-29 A New 4MW LHCD System for EAST Jiafang SHAN 1), Yong YANG 1), Fukun LIU 1), Lianmin ZHAO 1) and LHCD Team 1) 1) Institute of Plasma Physics, Chinese Academy of Sciences, Hefei, China E-mail
More informationLocal Trigger Electronics for the CMS Drift Tubes Muon Detector
Amsterdam, 1 October 2003 Local Trigger Electronics for the CMS Drift Tubes Muon Detector Presented by R.Travaglini INFN-Bologna Italy CMS Drift Tubes Muon Detector CMS Barrel: 5 wheels Wheel : Azimuthal
More informationSoftware Analog Video Inputs
Software FG-38-II has signed drivers for 32-bit and 64-bit Microsoft Windows. The standard interfaces such as Microsoft Video for Windows / WDM and Twain are supported to use third party video software.
More informationRadio for Everyone...
Radio for Everyone... P R O D U C T I O N O N A I R C O N S O L E Eight dual inputs Built in auto Silence detector 4 USB in/out stereo channels Play out USB control section included AES 3 digital program
More informationGlobal Trigger Trigger meeting 27.Sept 00 A.Taurok
Global Trigger Trigger meeting 27.Sept 00 A.Taurok Global Trigger Crate GT crate VME 9U Backplane 4 MUONS parallel CLOCK, BC_Reset... READOUT _links PSB 12 PSB 12 24 4 6 GT MU 6 GT MU PSB 12 PSB 12 PSB
More informationThe FLASH objective: SASE between 60 and 13 nm
Injector beam control studies winter 2006/07 talk from E. Vogel on work performed by W. Cichalewski, C. Gerth, W. Jalmuzna,W. Koprek, F. Löhl, D. Noelle, P. Pucyk, H. Schlarb, T. Traber, E. Vogel, FLASH
More informationA HIGH POWER LONG PULSE HIGH EFFICIENCY MULTI BEAM KLYSTRON
A HIGH POWER LONG PULSE HIGH EFFICIENCY MULTI BEAM KLYSTRON A.Beunas and G. Faillon Thales Electron Devices, Vélizy, France S. Choroba DESY, Hamburg, Germany Abstract THALES ELECTRON DEVICES has developed
More information