Critical Path Reduction of Distributed Arithmetic Based FIR Filter


 Ashlee Tyler
 4 years ago
 Views:
Transcription
1 Crtcal Path Reducton of strbuted rthmetc Based FIR Flter Sunta Badave epartment of Electrcal and Electroncs Engneerng.I.T, urangabad aharashtra, Inda njal Bhalchandra epartment of Electroncs and Telecommuncaton Engneerng, G.E.C. urangabad, aharashtra, Inda bstract Operatng speed, whch s recprocal of crtcal path computaton tme, s one of the promnent desgn matrces of fnte mpulse response (FIR) flters. It s largely affected by both, system archtecture as well as technque used to desgn arthmetc modules. large computaton tme of multplers n conventonally desgned multplers, lmts the speed of system archtecture. strbuted arthmetc s one of the technques, used to provde multplerfree multplcaton n the mplementaton of FIR flter. However suffers from a sever lmtaton of exponental growth of look up table (LUT) wth order of flter. n mproved dstrbuted arthmetc technque s addressed here to desgn for system archtecture of FIR flter. In proposed technque, a sngle large LUT of conventonal s replaced by number of smaller ndexed LUT pages to restrct exponental growth and to reduce system access tme. It also elmnates the use of adders. Selecton module selects the desred value from desred page, whch leads to reduce computatonal tme of crtcal path. Trade off between access tmes of LUT pages and selecton module helps to acheve mnmum crtcal path so as to maxmze the operatng speed. Implementatons are targeted to Xlnx ISE, Vrtex IV devces. FIR flter wth 8 bt data wdth of nput sample results are presented here. It s observed that, proposed desgn perform sgnfcantly faster as compared to the conventonal and exstng based desgns. Keywords Crtcal Path; ultpler less FIR flter; strbuted rthmetc; LUT esgn; Indexed LUT I. INTROUCTION gtal Sgnal Processng (SP) systems are generally mplemented usng sequental crcuts, where numbers of arthmetc modules n the longest path between any two storage elements are members of crtcal path. The Crtcal Path Computaton Tme (CPCT) determnes the mnmum feasble clock perod and hence maxmum allowable operatng frequency of SP system. Fnte mpulse response (FIR) dgtal flter s one of the wdely used Lnear Tme Invarant (LTI) systems, has ganed popularty n the feld of dgtal sgnal processng due to ts stablty, lnearty and ease of mplementaton. However, attenton need to pay specfcally whle desgnng the hgh speed FIR flter, as CPCT s affected by both, system archtecture as well as technques used to desgn arthmetc modules. For such crtcal desgn of system archtecture, fxed structure offered by gtal sgnal processor s not sutable. However, hgh nonrecurrng engneerng (NRE) costs and long development tme for applcaton specfc ntegrated crcuts (SICs) are makng feld programmable gate arrays (FPGs) more attractve for applcaton specfc SP solutons. FPG also offers desgn flexblty to arthmetc modules then SICs. For an N th order FIR flter, each output sample s nner product of mpulse response and nput vector of latest N samples[1] gven n (1). N 1 Y( n) k0 k X nk For crtcal path mnmzaton, drect mplementaton of (1) s not a cost effectve soluton because of two reasons. Frst, crtcal path ncreases wth the order of flter and second, multpler s an expensve arthmetc module wth respect to area and computatonal tme. ore than two decade, many researchers [210] have worked on varous multplerless technques for FIR flter desgn. In case of constant coeffcent multplcaton, lookuptable (LUT) multplers [1113] and dstrbuted arthmetc ()[1424] are two memory based approaches found n FIR flter desgn. n mproved dstrbuted rthmetc technque s addressed here to desgn for system archtecture for FIR flter, as ts operatng speed s almost ndependent wth order of flter. In recent years strbuted rthmetc has ganed substantal popularty due to ts regular structure and hgh throughput capablty, whch results n costeffectve and effcent computng structure. Ths technque was frst ntroduced by Croser [14] and further development was carred out by Peled [15] for effcent mplementaton of dgtal flters n ts seral form. part from ts several advantages; based structure s facng a serous lmtaton of exponental growth of memory wth order of flter. any researchers [1627] have addressed ths problem, whle dealng wth ths ssues. Partal or full parallel structure wth two and more than two bts [16,25] has been exploted to overcome the speed lmtaton, nherent to bt seral structure. ttempts were also been made to reduce memory requrement by recastng nput data n Offset Bnary Codng(OBC)[16], modfed OBC and LUTless OBC[19], nstead of normal bnary codng. Yoo and nderson [22] extended ths work and proposed a hardware effcent LUTless archtecture, whch gradually replaces LUT requrements wth multplexer/adder pars. However gan n area reducton s acheved at the cost of ncreased crtcal path over the conventonal desgn. LUT decomposton or slcng of LUT, proposed n [23], s one of the ways to restrct the exponental growth of memory. Though 71 P a g e
2 ths technque has elucdated a problem of exponental growth of memory, nvolves the fact that latency and access tme are the dependent parameters of level of decomposton. s the operatng speed of a flter s governed by worst case crtcal path, mproved technque s suggested n ths paper to ncrease the speed of operaton by reducng crtcal path. In proposed technque, a sngle large LUT of conventonal s replaced by number of smaller ndexed LUT pages to restrct exponental growth and to reduce system access tme. Indexng the LUT pages elmnates the use of adders of exstng technques [16,17,19,2224]. Selecton module selects the desred value from desred page, and feed the value for further computaton. Trade off between access tmes of LUTs and selecton module helps to acheve mnmum crtcal path so as to maxmze the operatng speed. In organzaton of the paper, secton II elaborates lookup table concept of conventonal and proposed structures. Crtcal Path Computaton Tme (CPCT) analyss of prevous and proposed technques s gven n secton III. Secton IV presents the realzaton of proposed archtecture. Intally component level access tme analyss of proposed desgn s presented n secton V, followed by comparson of operatng frequency of proposed and prevous technques. Paper s ended wth concluson, n secton VI. II. CONVENTIONL ISTRIBUTE RITHETIC LGORITH FOR FIR IPLEENTTION strbuted rthmetc s one of the preferred methods of FIR flter mplementaton, as t elmnates the need of multpler, partcularly when multplcaton s wth constant coeffcents. By ths technque, sumofproduct terms n (1), can easly be transformed nto addton. Let B be the word length of nput samples, then, n an unsgned bnary form, X(n) can be represented as: B 1 X ( n) xn, 2 0 where x n, s the th bt of X(n). By Substtutng the value of X(n) from (2) nto (1), nner product can be expressed as: TBLE I. LUT address bts x 3 x 2 x 1 x 0 N 1 B 1 k xn k0 0 2 Y( n) CONVENTIONL LUT ESIGN LUT contents Interchangng the sequence of summaton n (3), results nto: B1 N 1 k0 2 k x Y( n) 0 Further, compressed form of (4), can be expressed as: Where, X n {0,1} x B 1 Y( n) 2 0 x x 1 1, N2 N2, N 1 xn ,, Thus (5) creates 2 N possble values of γ. ll these values can therefore be precomputed and stored n form of look up table shown n table. I. The flterng operaton s performed by successvely accumulatng and shftng these precomputed values, based on the bt address formed by nput samples, X(n). method s proposed to choose desred sze of LUT for mnmum Crtcal Path Computaton Tme of LUT unt. Let N= (n+m); where n and m are arbtrary postve ntegers. sngle large LUT sze of 2 N, n conventonal desgn s converted nto 2 m LUT pages, each page wth 2 n memory locatons. pplyng ths concept to the (5), number of terms n γ can be dvded nto two groups: n LSB terms and m SB terms. It s represented by: 0 x x n n, 0,.. x 1 1, n m1x... nm1, n2 x n2, n1 n x n1, LSB n bts, defnes the sze of each LUT page, however, SB m bts defnes number of LUT pages. Instead of consstng coeffcent sum n conventonal look up table, proposed desgn LUT conssts of ndexedsumoffltercoeffcents. TBLE II. n LUT address bts PROPOSE LUT ESIGN LUT contents of each page x 3 x 2 x 1 x I I I I I I I I I I I I I I I I Page number TBLE III. INEX TER FOR ECH LUT PGE m  ddress Bts x 5 x Index terms I for LUT pages (6) 72 P a g e
3 Input Regster Bank (IJCS) Internatonal Journal of dvanced Computer Scence and pplcatons, page selector module selects desred output from one of the LUT pages, addressed by m bts. desred combnaton of n and m facltates to select the mnmum executon tme of LUT page and page selector module to attan maxmum operatng frequency. LUT page structure of 6 th order flter, for n=4 and m=2 and ndexed term of each page, s elaborated n table II and table III respectvely. Each LUT page contans summaton of flter coeffcents and ndex term I. III. CRITICL PTH COPUTTION TIE NLYSIS OF PROPOSE RCHITECTURE In ths secton, CPCT analyss [13] of conventonal [1416], LUTless [19,22], slced [16,17,23,24]and proposed based FIR flter technques are elaborated. These desgns are taken nto consderaton as they are found more comparable wth proposed technque. Conventonal form of dstrbuted arthmetc FIR flter gven n fg.1 conssts of bank of nput regsters, LUT unt, and accumulator/shfter unt. part from these hardware unts, t needs control unt, whch defnes sequence of flter operaton. X(n) Input Regster LUT Structure ccumulator Y(n) 0 0 W 3 1 x W 2 1 x 2 ccumulator 0 0 W 1 1 Shfter x W 0 1 x 0 ultplexers dder Tree Fg. 3. LUTless based FIR flter x(n) (C) (Ca) T a T a Ta nodes = log S (Cas) Shfter Fg. 1. Functonal block dagram of conventonal based FIR flter Serally arrvng nput data values X(n) are stored n parallel form, n nput regster bank. Rght shft of t n every clock cycle; create a word, whch s used to address LUT. Successve shft and accumulaton of LUT outputs n B cycle gves Y(n). ata flow graph (FG) of conventonal based FIR flter, s as shown n fg.2. It conssts of nodes L as LUT, as accumulator and S as shfter. ccess tmes of L and are C L and C as respectvely, contrbutes n crtcal path. Thus CPCT of conventonal based FIR flter s expressed as: x(n) L (C L) CPCT (cnv) = C L + C as (7) S (C as) Fg. 2. ata flow graph of conventonal based FIR flter. LUTless based FIR flter Exponental growth of LUT s key ssue whle desgnng based FIR flter. Elmnaton of LUT s an attempt found n [13,24] to overcome exponental growth of LUT. In such LUTless structure, shown n fg.3, LUT s replaced by multplexeradder par. Onlne data generated by multplexers are accumulated to create the flter output. FG of LUTless based FIR flter, shown n fg.4, conssts of multplexer node, adder nodes T a and nodes = order of flter Fg. 4. ata flow graph of LUTless based FIR flter accumulator node. Though the number of multplexers s governed by order of flter, access tme of only one multplexer contrbutes n CPCT, as they are operatng concurrently. ssumng the adders n adder tree are arranged n 4:2 form, access tme of log 2 (N) adders are taken nto consderaton whle calculatng CPCT of structure C a. It wll be expressed as: C a = log 2 N x T a (8) Thus C a s hghly flter order dependent as ndcated n (9). CPCT of structure becomes: CPCT (LUTless) = C +C a + C as (9) where C  access tme of multplexer. C a  access tme adder tree C as access tme of accumulator/shfter unt. B. Slced LUT based FIR flter nother wellknown attempt found n [21,22,27] to restrct the exponental growth of LUT, s the use of multple memory banks. Latest, Longa and r [23], hghlghted that, FIR flter structure wll be an area effcent structure by replacng a sngle large LUT by number of 4nput, smaller LUTs. However, ths arrangement leads to put a burden of an adder tree, as t s requred to add partal terms generated by each smaller LUT. Generally such LUT arrangement s referred as parttonng or slcng of LUT. rchtectural detals of slced based FIR flter s shown n fg P a g e
4 Input Regster Bank (IJCS) Internatonal Journal of dvanced Computer Scence and pplcatons, 4 LUT3 x(n) L L (C) (C) (Cm) (Cas) Fg. 5. Slced LUT based FIR flter ata flow graph of slced LUT based FIR flter, shown n fg.6, conssts of concurrently operatng 4nput LUT nodes L s, adder nodes Ta, accumulator and shfter node S. In ths archtecture, requrement of adders n adder tree s governed by number of slces. ssumng the order of flter s dvsble by 4, for N th order FIR flter, N/4 wll be number of slces and (N/4)1 wll be the number of adders. Thus LUT node L s, [log 2 (N/4)] adders and accumulator are the members of crtcal path. So the CPCT of the structure wll be: Where C SL C a T a C as x(n) LUT 2 LUT1 LUT0 Slced LUTs dder Tree ccumulator Shfter CPCT (Slce) = (C SL + C a + C as ) (10) = access tme of one slce of LUT. = access tme of adder tree = [log 2 (N/4)]T a = access tme of an adder. = access tme of accumulator/shfter L s L s L s (CSL) Ls nodes = number of slces T a (Ca ) Fg. 6. ata flow graph of slced LUT based FIR flter T a Ta nodes = Log Ls ccess tme of LUT get reduced from C L to C SL due to slcng technque, however t has added the over heads of adder tree access tme C a n CPCT (slce). C. Indexed LUT based FIR flter LUTless and SlcedLUT has restrcted the exponental growth [22,23], however t has ncreased the burden of access tme of adder tree. So an attempt s made, to elmnate the use of adder tree by desgnng an ndexed LUT based FIR flter technque. In proposed desgn of Indexed LUT (ILUT) structure, node L of fg.2 s replaced by smaller, desrably ndexed LUTs L and multplexer. S (Cas) Fg. 7. ata flow graph of ndexed LUT based FIR flter FG of the proposed desgn derved from (6), s shown n fg.7. CPCT of ths structure, contrbuted by L  nodes, wll now be: CPCT (Index) =C +C m +C as (11) Where C = access tme of an ndexed LUT. C m = access tme of multplexer C as = access tme of accumulator/shfter ccess tme C and C m are nterdependent. The trade off of an exponentally varyng LUT wth lnearly varyng multplexer sze helps to choose optmum CPCT of a structure. Hence, mproves overall operatng frequency of flter. It also elmnates the need of adder tree, whch further helps to mprove the operatng frequency. IV. L RELIZTION OF PROPOSE RCHITECTURE Proposed structure of ndexed LUT based FIR flter s elaborated n followng sectons. It s bult up wth four major components bank of nput regsters, lookuptable unt, accumulator/shfter unt and control unt.. Input regster bank Regster Bank, shown n fg.8, bult up wth N seraln parallelout shft regsters, accepts X(n) nput samples, n=0,1,..,n1. In every clock pulse, regster contents take a rght shft and generates B terms of length N. X B1 (0) X B1 (1) (C) X B (N1) X 1 (N1) X 0 (N1) Fg. 8. Input regster bank and address bfurcaton LUT address generated by regster bank s splt nto two address groups n and m. LSB n bts defne address of LUT, whereas number of LUT pages s defned by m bts. B. Proposed LUT unt Indexed LUT based FIR flter, comprses of ndexed LUT pages, each of sze 2 n and m bt multplexer unt as a page selecton module. It selects the desred value from desred page. Structural detals of an example, consdered n secton 2, of 6 th order FIR flter, wth n=4 and m=2, s shown n fg.9. Four LUT pages, each wth 16 locatons are connected n parallel, by set of 4 address lnes. multplexer unt of sze 4:1 selects an approprate output for further stage. S X 1 (0) X 0 (0) X 1 (1) X 0 (1) n address bts m address bts 74 P a g e
5 n address Bts LUT Contents Indexed wth I= 0 LUT ddress Bts Indexed LUT 0 1 LUT 2 Contents 3 Contents Indexed wth I= LUT 0 ddress 0 Bts I+0 Indexed LUT LUT Contents Indexed wth I= Contents LUT ddress I+0 Bts Indexed LUT LUT 0 I+1 Contents I+0 Indexed wth I= Contents LUT 1 I+1+0 ddress I+0 Bts Indexed LUT I I+2 1 I Contents I I I I I I I I I I I I I I+3 0 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I Fg. 9. Proposed structure of LUT unt C. ccumulator and Shfter Unt ccumulator and shfter are two separate combnatonal unts, however jontly these are responsble for calculatng the dot product term of flter output. Its hardware complexty s greatly nfluenced by the way of LUT addressed and accordngly a shft s gven to accumulator/shfter unt to generate partal products.. Control Unt It s a fnte state machne, shown n fg.10, defnes sequence of operaton and has overall control on flterng operaton. SHIFT ILE INIT LUT FETCH RESET=1 E=1 CLK=1 CNT 8 CNT= 8 OUT Fg. 10. Control unt of proposed structure Flterng operaton remans n dle state wth applcaton of reset. It starts wth enable sgnal E and takes teraton equal to nput precson for every clock cycle. t the end of count t gves flter output and operaton begns wth next fetch cycle. V. PERFORNCE NLYSIS Performance s evaluated based on operatng frequency. esgn s mplemented on FPG Vertex IV, for partcular flter order N and for all possble combnatons of n and m, as shown n table IV. Each node of proposed structure s crtcally analyzed for CPCT of proposed structure, for the range of flter from 4 to 8. Table IV gves the detals of flter operatng frequency wth varaton n access tmes of LUT page C and multplexer unt C m. U X m address Bts Partal output Graphcal representaton for 8 th order FIR fler s shown n fg. 11. It ndcates that, access tme of LUT page C ncreases exponentally wth n, at the same tme access tme of multplexer C m decreases lnearly. If f max s assumed to be the maxmum operatng frequency, T sample s the mnmum tme requred to process each output sample, then s T sample CPCT C + C m + C as (12) f max = 1/ T sample f max 1/ C + C m + C as (13) s CPCT mnma of flter s obtaned at the pont of ntersecton of LUT access tme C and UX access tme C m, whch leads to maxmum operatng frequency. Thus flter desgn corresponds to these values of m and n wll be treated as optmzed desgn. TBLE IV. Order of Flter CCESS TIE NLYSIS OF LUT UNIT OULES ddress Lne dstrbuton LUT Unt ccess tme analyss Operatng freq. n Hz n m C C m Fg. 11. Relaton between access tme analyss of LUT unt modules and operatng frequency of 8 th order FIR flter 75 P a g e
6 TBLE VI. STRUCTURL COPLEXITY OF PREVIOUS N PROPOSE ESIGNS Fg. 12. Relaton of maxmum operatng frequency wth order of flter Ths technque can further be extended to any desred order of flter. Flter performance upto 256 order s shown n fg. 12. Results obtaned by the proposed technque are compared wth Conventonal, LUTless [22] and Slced LUT [23] TBLE V. OPERTING FREQUENCY COPRISON OF VRIOUS RCHITECTURES Order Operatng frequency of based flter n Hz of flter Conven tonal LUTless Slced Proposed desgn technques, whch were mplemented on ltera Stratx FPG chp. To surmount the platform dfferences, these technques are fathfully mplemented on same platform as that of the proposed technque. esred flter coeffcents are obtaned from FTool, a specal toolbox of TLB, whch are truncated and scaled to 8bt precson. Xlnx Integrated Software Envronment (ISE) s used for performng synthess and mplementaton of the desgns. To valdate the correct functonalty usng random nput, each mplementaton s smulated wth the smulaton tool provded by Xlnx. comparatve study of maxmum operatng speed of conventonal,lutless, Slced and proposed based flter technques s presented n table V and ts graphcal representaton s n fg.13. Fg. 13. Comparson of operatng frequency Structural Complextes Order of flter Convento LUTless Proposed Slced nal desgn Input Regster NxB NxB NxB NxB emory Bts C= 2 N x B  S= (a x 2 l ) x B I= (2 m x 2 n ) xb ecoder N: 2 N  a(l:2 l ) 2 m (n:2 n ) Number of dders  N1 a1  epth of dders  B+log 2N B+log 2a  ultplexers m :1 CPCT C L + C as C + C a+ C SL +C a+ C +C m+c as C as Latency B+1 B+1 B+1 B+1 Throughput B+2 B+2 B+2 B+2 Operatng frequency reduces wth the order of flter s one of the obvous observatons ndcated n table V. It s also observed that operatng frequency of proposed technque s hgher than conventonal and exstng [22,23] technques. No much gan n rse of frequency s obtaned at 4 th order as technques are get correlated wth technology platform, however frequency growth s ncreasng along wth the order of flter. Structural complextes of N th order flter are analyzed and performances are compared for random nput samples x(n). Word length of nput sample and flter coeffcent s assumed to be of B bts, whch makes sze of nput regster bank to be same for all desgns under consderaton. Latency and throughput found same n all based structures; however operatng speed of ndvdual technque makes the value to dffer. For mplementaton of N th order conventonal based FIR flter requres memory array of 2 N x B bts and the sze of decoder s N:2 N. CPCT of the structure s (C L + C as ), ncreases exponentally due to exponental rse n C L, however C as s ndependent wth order of flter. Thus t s almost constant n all structures. Structural complextes of conventonal based FIR flters are consdered as bench marks for performance comparson. Slcng of sngle large memory reduces the memory requrement of desgn from 2 N X B of conventonal to (a X 2 l ) X B; where a and l are the factors of N. Thus decoder also get changed from sngle N: 2 N to a, l:2 l. s multple terms are generated by ths technque, need at least a1 adders to generate coeffcent sum as partal term. sngle large LUT s replaced by smaller LUTs, reduces LUT access tme from C L to C SL, however t adds adder access tme C a, tendng to ncrease CPCT of structure. LUTless technque selects flter coeffcent onlne by multplexer, elmnates the need of memory and correspondng decoder at the cost of N1 adders. s LUT s replaced by multplexers and adders, C and C a are the contrbutors of CPCT, whch are hghly flter order dependent. In proposed technque, ndexng of LUT pages reduces ts access tme C nstead of C L as well as elmnates C a as a prme contrbutor of CPCT of LUTless and slced LUT based technques. It adds a small burden of LUT page selecton C as 76 P a g e
7 module Cm, to CPCT of structure. However t leads to reduce overall CPCT, leadng to ncrease n operatng frequency. Ths rse n frequency s sgnfcant wth hgher flter order as ndcated n table V. VI. CONCLUSION For hgh speed FIR flter mplementaton n dstrbuted arthmetc, the exponental rse of memory access tme wth the flter coeffcents has always been consdered to be a fundamental drawback. LUTless and slced LUT based technque restrcts exponental growth, however needs adders to generate partal term. Number of adders and depth of adders, s governed by order of flter n LUTless technque. However n slced LUT based technque, number of slces defnes number of adders. Even for partcular flter order, number of adders ncreases wth ncrease n number of slces, tendng to ncrease CPCT of structure. n nnovatve technque to reduce CPCT of FIR flter s desgned and mplemented successfully, whch leads to ncrease n operatng frequency. Indexng of LUT restrcts exponental growth and also completely elmnates need of adders whch results n sgnfcant reducton n CPCT and maxmzes operatng frequency. REFERENCES [1] tra S. K., gtal flter structures: gtal Sgnal Processng Computer Based pproach, 3 rd ed., Inda.Tata cgraw Hll, 2008, pp [2] Henry Samuel, n Improved Search lgorthm for the esgn of ultplerless FIR Flters wth PowersofTwo Coeffcents, IEEE Transactons on Crcuts and Systems, Vol 3.6, No.7, pp , July1989. [3] Joseph B. Evans, n Effcent FIR Flter rchtectures Sutable for FPG Implementaton, Proceedngs of the IEEE Internatonal Symposum on Crcuts and Systems(ISCS), pp , [4] Woo Jn Oh, Yong Hoon Lee, Implementaton of Programmable ultplerless FIR Flters wth PowersOfTwo Coeffcents, IEEE Transactons on Crcuts and SystemsII nalog and gtal Sgnal Processng, Vol. 42, No. 8, pp , ugust [5] KeYong Khoo, lan Kwentus, and lan N. Wllson, Jr., Programmable FIR gtal Flter Usng CS Coeffcents, IEEE Journal of SoldState Crcuts Vol II No 6, pp , June [6] awoud. S., Realzaton of ppelned multpler  free FIR dgtal flter, Proc. IEEE frcon Conference,pp , [7] arko Kosunen, Kar Halonen, Programmable Fr Flter Usng SeralInTme ultplcaton nd Canonc Sgned gt Coeffcents Proceedngs of the 7 th IEEE Internatonal Conference on Electroncs, Crcuts and Systems(ICECS), pp , [8] KahHowe Tan, Wen Fung Leong, Kadambar Kalur,. Soderstrand and Lous G. Johnson, FIR Flter esgn Program that atches Specfcatons Rather than Flter Coeffcents Results n Large Savngs n FPG Resources Proceedngs of the IEEE Internatonal Conference Record of the ThrtyFfth slomar Conference on Sgnals, Systems and Computers, Vol.2, pp , [9] Zhangwen Tang, Je Zhang and Hao n, HghSpeed, Programmable, CS Coeffcent FIR Flter, IEEE Transactons on Consumer Electroncs, Vol. 48, No. 4, pp , November [10] K. S. Yeung and S. C. Chan, ultplerless gtal flters Usng Programmable SumofPowerofTwo(SO POT) Coeffcents, Proceedngs of the IEEE Internatonal Conference on Feld Programmable Technology(FPT), pp.7884, [11] Pramod Kumar eher, New LookupTable Optmzatons for emorybased ultplcaton, Proceedngs of the 12 th IEEE Internatonal Symposum on Integrated Crcuts, ISIC 2009, pp , [12] Pramod Kumar eher, New pproach to LookUpTable esgn and emorybased Realzaton of FIR gtal Flter, IEEE Transactons on Crcuts and Systems I: Regular Papers, Vol. 57, No. 3, pp , arch [13] Keshab K. Parh, VLSI gtal Sgnal Processng esgn and Implementaton, n John Wley & Sons, Inda,1999, pp.3637, [14]. Croser. J. Esteban,. E. Levlon, and V. Rzo, gtal flter for PC encoded sgnals, U.S. Patent , ec. 4,1973 [15]. Peled and B. Lu, new hardware realzaton of dgtal flters, n IEEE Trans. coust. Speech, Sgnal Process., vol. 22, no. 6, pp , ec [16] S..Whte, pplcatons of the strbuted rthmetc to gtal Sgnal Processng: Tutoral Revew, IEEE SSP ag., vol. 6, no. 3, pp. 5 19, Jul [17] Wayne P. Burleson, Lous L. Scharf, VLSI esgn of InnerProduct Computers Usng strbuted rthmetc, Proceedngs of the IEEE Internatonal Symposum on Crcuts and Systems(ISCS), pp , [18] Rud BabE, tja Solar, Bruno Stglc, Hgh Order FIR gtal Flter Realzaton n strbuted rthmetc Proceedngs of 6th edterranean Electrotechncal Conference, pp ,1991. [19] JungPal Cho Seung Cheol Shn Jn Gyun Chung, Effcent Rom Sze Reducton For.strbuted rthmetc, IEEE Internatonal Symposum on Crcuts and Systems(ISCS), pp. II61 to II64, [20] T. S.Chang and C.W.Jen, Hardwareeffcent ppelned programmable FIR flter desgn, Proceedng of IEEE on Computers and gtal Technques, vol.148, ssue: 6, pp ,2001. [21] ChnChao Chen, TayJy Ln, ChhWe Lu, and ChenWe Jen, Complextyware esgn of Based FIR Flters, proceedng of IEEE sapacfc Conference on Crcuts and Systems, pp ,2004. [22] Heejong Yoo nd avd V. nderson, HardwareEffcent strbuted rthmetc rchtecture For HghOrder gtal Flters Proceedng of IEEE Internatonal Conference on coustcs, Speech and Sgnal Processng(ICSSP),Vol.5, pp.v125v128, [23] Patrck Longa nd l r, reaeffcent FIR Flter esgn On FPG Usng strbuted rthmetc, IEEE Internatonal Symposum on Sgnal Processng nd Informaton Technology, pp , [24]. ehendale, S.. Sherlekar, and G.Venkatesh, readelay Tradeoff n dstrbuted arthmetc based mplementaton of FIR flters, Proceedngs of 10 th Internatonal Conference of VLSI esgn, pp , [25] ShannShun Jeng, HsngChen Ln, nd &Shung Chang, FPG Implementaton of FIR Flter Usng Bt Parallel strbuted rthmetc IEEE, Internatonal Symposum on Crcuts and Systems(ISCS),pp ,2006. [26] Pramod Kumar eher, Shrutsagar Chandrasekaran, bbes mra, FPG Realzaton of FIR Flters by Effcent and Flexble Systolzaton Usng strbuted rthmetc, IEEE Transactons on Sgnal Processng, Vol. 56, No. 7, pp , [27] B.K.ohanty,P.K eher, HghPerformance FIR Flter rchtecture for Fxed and Reconfgurable pplcatons, IEEE Transactons on Very Large Scale Integraton (VLSI) Systems, ssue 99,19, UTHOR PROFILES Sunta ukund Badave receved the B.E. degree n Electrcal (Electroncs Specalzaton) from Shvaj Unversty n 1989 and.e.egree n Electrcal from r.b...unversty., urangabad, Inda, n She s currently workng toward the Ph.. degree n Electroncs at r.b...unversty. Her research nterests nclude archtectures and crcut desgn for dgtal sgnal processng. She has presented nearly 16 techncal papers n at Natonally and Internatonally. rs. S.. Badave s ember of the Insttute of Electroncs and Telecommuncaton Engneers(IETE),Inda and lfe member of Indan Socety for Techncal Educaton(ISTE)Inda.She s also member of IENG, Internatonal ssocaton of Engneers. njal S. Bhalchandra receved the B.E. Electroncs and Telecommuncaton degree and.e. Electroncs degree n 1985 and 1992 respectvely. She has completed her Ph.. 77 P a g e
8 n Electroncs from S.R..Unversty, Nanded, Inda, n She has a scentfc and techncal background coverng the areas of Electroncs and Communcaton. Currently, she s Head of Electroncs and Telecommuncaton Engneerng epartment and ssocate Professor n Government College of Engneerng, urangabad. Her research nterest ncludes mage processng, sgnal processng and communcaton. She has publshed more than 50 techncal papers n varous reputed journals and conference proceedngs. r. Bhalchandra s a Fellow of the Insttuton of Engneers (IE), Inda and lfe member of Indan Socety for Techncal Educaton(ISTE)Inda. 78 P a g e
LOWCOMPLEXITY VIDEO ENCODER FOR SMART EYES BASED ON UNDERDETERMINED BLIND SIGNAL SEPARATION
LOWCOMPLEXITY VIDEO ENCODER FOR SMART EYES BASED ON UNDERDETERMINED BLIND SIGNAL SEPARATION Jng Lu, Fe Qao *, Zhjan Ou and Huazhong Yang Department of Electronc Engneerng, Tsnghua Unversty ABSTRACT Ths
More informationQuantization of ThreeBit Logic for LDPC Decoding
Proceedngs of the World Congress on Engneerng and Computer Scence 2011 Vol II, October 1921, 2011, San Francsco, USA Quantzaton of ThreeBt Logc for LDPC Decodng Raymond Moberly and Mchael E. O'Sullvan
More informationInstructions for Contributors to the International Journal of Microwave and Wireless Technologies
Instructons for Contrbutors to the Internatonal Journal of Mcrowave and Wreless Technologes Frst A. Author 1, Second Author 1,2, Thrd Author 2 1 Cambrdge Unversty Press, Ednburgh Buldng, Shaftesbury Road,
More informationError Concealment Aware Rate Shaping for Wireless Video Transport 1
Error Concealment Aware Rate Shapng for Wreless Vdeo Transport 1 Trsta Pechun Chen and Tsuhan Chen 2 Abstract Streamng of vdeo, whch s both source and channel coded, over wreless networks faces the
More informationHybrid Transcoding for QoS Adaptive VideoonDemand Services
732 IEEE Transactons on Consumer Electroncs, Vol. 50, No. 2, MAY 2004 Hybrd Transcodng for QoS Adaptve VdeoonDemand Servces Ilhoon Shn and Kern Koh Abstract Transcodng s a core technque that s used n
More informationA QuantizationFriendly Separable Convolution for MobileNets
arxv:1803.08607v1 [cs.cv] 22 Mar 2018 A QuantzatonFrendly Separable for MobleNets Abstract Tao Sheng tsheng@qt.qualcomm.com Xaopeng Zhang parker.zhang@gmal.com As deep learnng (DL) s beng rapdly pushed
More informationIntegration of Internet of Thing Technology in Digital Energy Network with Dispersed Generation
Amercan Scentfc Research Journal for Engneerng, Technology, and Scences (ASRJETS) ISS (Prnt) 23134410, ISS (Onlne) 23134402 Global Socety of Scentfc Research and Researchers http://asrjetsjournal.org/
More informationThe UCD community has made this article openly available. Please share how this access benefits you. Your story matters!
Provded by the author(s) and Unversty College Dubln Lbrary n accordance wth publsher polces., Please cte the publshed verson when avalable. tle Dynamc Complexty Scalng for Realme H.264/AVC Vdeo Encodng
More informationA Scalable HDD Video Recording Solution Using A Realtime File System
H. L et al.: A Scalable HDD Vdeo Recordng Soluton Usng A Realtme Fle System A Scalable HDD Vdeo Recordng Soluton Usng A Realtme Fle System Hong L, Stephen R. Cumpson Member, IEEE, Robert Jochemsen, Jan
More informationA Comparative Analysis of Disk Scheduling Policies
A Comparatve Analyss of Dsk Schedulng Polces Toby J. Teorey and Tad B. Pnkerton Unversty of Wsconsn* Fve wellknown schedulng polces for movable head dsks are compared usng the performance crtera of expected
More informationThe Traffic Image Is Dehazed Based on the Multi Scale Retinex Algorithm and Implementation in FPGA Cui Zhe1, a, Chao Li2, b *, Jiaqi Meng3, c
3rd Internatonal Conference on Mechatroncs and Industral Informatcs (ICMII 2015) The Traffc Image Is Dehazed Based on the Mult Scale Retnex Algorthm and Implementaton n FPGA Cu Zhe1, a, Chao L2, b *, Jaq
More informationSimple VBR Harmonic Broadcasting (SVHB)
mple VBR Harmonc Broadcastng (VHB) HsangFu Yu ab, Hunghang Yang a, YMng hen c, Mng Tseng a, and heny Kuo a a Dep. of omputer cence & Informaton Engneerng, atonal entral Unversty, Tawan b omputer enter,
More informationSystem of Automatic Chinese Webpage Summarization Based on The Random Walk Algorithm of Dynamic Programming
Send Orders for Reprnts to reprnts@benthamscence.ae The Open Cybernetcs & Systemcs Journal, 205, 9, 35322 35 Open Access System of Automatc Chnese Webpage Summarzaton Based on The Random Walk Algorthm
More informationFollowing a musical performance from a partially specified score.
Followng a muscal performance from a partally specfed score. Bryan Pardo and Wllam P. Brmngham Artfcal Intellgence Laboratory Electrcal Engneerng and Computer Scence Dept. and School of Musc The Unversty
More informationFPGA Implementation of Cellular Automata Based Stream Cipher: YUGAM128
ISSN (Prnt) : 2320 3765 ISSN (Onlne): 2278 8875 Internatonal Journal of Advanced Research n Electrcal, Electroncs and Instrumentaton Engneerng An ISO 3297: 2007 Certfed Organzaton Vol. 3, Specal Issue
More informationOptimized PMU placement by combining topological approach and system dynamics aspects
Optmzed PU placement by combnng topologcal approach and system dynamcs aspects Jonas Prommetta, Jakob Schndler, Johann Jaeger Insttute of Electrcal Energy Systems FredrchAlexanderUnversty ErlangenNuremberg
More informationQUICK START GUIDE v0.98
QUICK START GUIDE v0.98 QUICK HELP Q A 1 STEP BY STEP 3 GLOSSARY 2 A B C 1 INSTALLATION 1. Make sure that the hardware nstallaton s performed by a certfed vendor 2. Install OTOTRAK app from Apple s App
More informationProduct Information. Manual change system HWS
Product Informaton HWS HWS Flexble. Compact. Productve. HWS manual change system Manual tool change system wth ntegrated ar feedthrough and optonal electrc feedthrough Feld of applcaton Excellently sutable
More informationTechnical Information
CHEMCUT Techncal Informaton CORPORATION Introducton The Chemcut CC8000 etcher has many new features desgned to reduce the cost of manufacturng and, just as mportantly, the cost of ownershp. Keepng the
More informationFailure Rate Analysis of Power Circuit Breaker in High Voltage Substation
T. Suwanasr, M. T. Hlang and C. Suwanasr / GMSAR Internatonal Journal 8 (2014) 16 Falure Rate Analyss of Power Crcut Breaker n Hgh Voltage Substaton Thanapong Suwanasr, May Thandar Hlang and Cattareeya
More informationProduct Information. Manual change system HWS
Product Informaton HWS HWS Flexble. Compact. Productve. HWS manual change system Manual tool change system wth ntegrated ar feedthrough and optonal electrc feedthrough Feld of applcaton Excellently sutable
More informationWhy Take Notes? Use the Whiteboard Capture System
Why Take Notes? Use the Whteboard Capture System Lwe He Zhengyou Zhang and Zcheng Lu September, 2002 Techncal Report MSRTR200289 Mcrosoft Research Mcrosoft Corporaton One Mcrosoft Way Redmond, WA 98052
More informationAccepted Manuscript. An improved artificial bee colony algorithm for flexible jobshop scheduling problem with fuzzy processing time
Accepted Manuscrpt An mproved artfcal bee colony algorthm for flexble obshop schedulng problem wth fuzzy processng tme Ka Zhou Gao, Ponnuthura Nagaratnam Suganthan, Quan Ke Pan, Tay Jn Chua, Chn Soon
More informationReduce Distillation Column Cost by Hybrid Particle Swarm and Ant
From the SelectedWorks of Dr. Sandp Kumar Lahr Summer July 20, 2016 Reduce Dstllaton Column Cost by Hybrd Partcle Swarm and Ant Dr. Sandp k lahr chnmaya lenka Avalable at: https://works.bepress.com/sandp_lahr/33/
More informationSimon Sheu Computer Science National Tsing Hua Universtity Taiwan, ROC
Mounr A. Tantaou School of Electrcal Engneerng and Computer Scence Unversty of Central Florda Orlando, FL 3286407823393 tantaou@cs.ucf.edu Interacton wth Broadcast Vdeo Ken A. Hua School of Electrcal
More informationImproving Reliability and Energy Efficiency of Disk Systems via Utilization Control
Ths paper appeared n the Proceedngs of the 2th IEEE Symposum on Computers and Communcatons (ISCC'08, Marrakech, Morocco, July 2008. Improvng Relablty and Energy Effcency of Dsk Systems va Utlzaton Control
More informationAnalysis of Subscription Demand for PayTV
Analyss of Subscrpton Demand for PayTV Manabu Shshkura Researcher Insttute for Informaton and Communcatons Polcy 212 Kasumgasek, Chyodaku Tokyo 1108926 Japan mshshkura@soumu.go.jp Tel: 0352535496
More informationDecision Support by Interval SMART/SWING Incorporating. Imprecision into SMART and SWING Methods
Decson Support by Interval SMART/SWING Incorporatng Imprecson nto SMART and SWING Methods Abstract: Interval judgments are a way of handlng preferental and nformatonal mprecson n multcrtera decson analyss.
More informationtj tj D... '4,... ::=~lj c;;j _ ASPA: Automatic speechpause analyzer* t> ,. "",. : : :::: :1'NTmAC' I
ASPA: Automatc speechpause analyzer* D. GERVERt and G. DNELEY Unversty of Durham, Durham, England ASPA: The Programs Snce the actual detals of nterface samplng, dsk storage routnes, etc., wll depend upon
More informationCostAware Fronthaul Rate Allocation to Maximize Benefit of MultiUser Reception in CRAN
CostAware Fronthaul Rate Allocaton to Maxmze Beneft of MultUser Recepton n CRAN Dora Bovz, Chung Shue Chen, Sheng Yang To cte ths verson: Dora Bovz, Chung Shue Chen, Sheng Yang. CostAware Fronthaul
More informationAMPLATCH* Ultra Novo mm [.025 in.] Ribbon Cable 02 MAR 12 Rev C
AMPLATCH* Ultra Novo Applcaton Specfcaton Receptacle Connectors for 11440056 0.64 mm [.025 n.] Rbbon Cable 02 MAR 12 All numercal values are n metrc unts [wth U.S. customary unts n brackets]. Dmensons
More informationcurrent activity shows on the top right corner in green. The steps appear in yellow
Browzwear Tutorals Tutoral ntroducton Ths tutoral leads you through the best practces of color ways operatons usng an llustrated step by step approach. Each slde shows the actual applcaton at the stage
More informationT541 Flat Panel Monitor User Guide ENGLISH
T541 Flat Panel Montor User Gude ENGLISH Frst Edton (June / 2002) Note : For mportant nformaton, refer to the Montor Safety and Warranty manual that comes wth ths montor. Ths publcaton could contan techncal
More informationProduct Information. Miniature rotary unit ERD
Product Informaton ERD ERD Fast. Compact. Flexble. ERD torque motor Powerful torque motor wth absolute encoder and electrc and pneumatc rotary feedthrough Feld of applcaton For all applcatons wth exceptonal
More informationCorrecting Image Placement Errors Using Registration Control (RegC ) Technology In The Photomask Periphery
Correctng Image Placement Errors Usng Regstraton Control (RegC ) Technology In The Photomask Perphery Av Cohen 1, Falk Lange 2 Guy BenZv 1, Erez Gratzer 1, Dmtrev Vladmr 1 1. Carl Zess SMS Ltd., Karmel
More informationUser s manual. Digital control relay SVA
User s manual Dgtal control relay DISIBEINT ELECTRONIC S.L, has been present n the feld of the manufacture of components for the ndustral automaton for more than years, and mantans n constant evoluton
More informationSimple Solution for Designing the Piecewise Linear Scalar Companding Quantizer for Gaussian Source
94 J. NIKOIĆ, Z. PERIĆ,. VEIMIROVIĆ, SIMPE SOUTION FOR DESIGNING THE PIECEWISE INEAR SCAAR Smle Soluton for Desgnng the Pecewse near Scalar Comandng Quantzer for Gaussan Source Jelena NIKOIĆ, Zoran PERIĆ,
More informationConettix D6600/D6100IPv6 Communications Receiver/Gateway Quick Start
Conettx / Communcatons Recever/Gateway Quck Start.0 Parts Lst able : Conettx System Components Qty. Descrpton Conettx Communcatons Recever/Gateway AC power cord Battery cable P660 I/O cable P660 Rack mount
More informationMODELING AND ANALYZING THE VOCAL TRACT UNDER NORMAL AND STRESSFUL TALKING CONDITIONS
MODELING AND ANALYZING THE VOCAL TRACT UNDER NORMAL AND STRESSFUL TALING CONDITIONS Ismal Shahn and Naeh Botros 2 Electrcal/Electroncs and Comuter Engneerng Deartment Unversty of Sharjah, P. O. Box 27272,
More informationINSTRUCTION MANUAL FOR THE INSTALLATION, USE AND MAINTENANCE OF THE REGULATOR GENIUS POWER COMBI
NSTRUCTON MANUAL FOR THE NSTALLATON, USE AND MANTENANCE OF THE REGULATOR GENUS POWER COMB (TRANSLATON OF THE ORGNAL NSTRUCTON MANUAL N TALAN) PRELMNARY VERSON WARRANTY The devce s guaranteed 24 months
More informationStatistics AGAIN? Descriptives
Cal State Northrdge Ψ427 Andrew Answorth PhD Statstcs AGAIN? What do we want to do wth statstcs? Organze and Descrbe patterns n data Takng ncomprehensble data and convertng t to: Tables that summarze the
More informationDesign and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture
Design and Implementation of Partial Reconfigurable Fir Filter Using Distributed Arithmetic Architecture Vinaykumar Bagali 1, Deepika S Karishankari 2 1 Asst Prof, Electrical and Electronics Dept, BLDEA
More informationRIAM Local Centre Woodwind, Brass & Percussion Syllabus
8 RIAM Local Centre Woodwnd, Brass & Percusson Syllabus 20152018 AURAL REQUIREMENTS AND THEORETICAL QUESTIONS REVISED FOR ALL PRACTICAL SUBJECTS AURAL TESTS From Elementary to Grade V ths area s worth
More informationTRADEOFF ANALYSIS TOOL FOR INTERACTIVE NONLINEAR MULTIOBJECTIVE OPTIMIZATION Petri Eskelinen 1, Kaisa Miettinen 2
Internatonal Conference 20th EURO Mn Conference Contnuous Optmaton and KnowledgeBased Technologes (EurOPT2008) May 20 23, 2008, Nernga, LITHUANIA ISBN 9789955282839 L. Saalausas, G.W. Weber and E.
More informationImplementation of Area Efficient MemoryBased FIR Digital Filter Using LUTMultiplier
Implementation of Area Efficient MemoryBased FIR Digital Filter Using LUTMultiplier K.Purnima, S.AdiLakshmi, M.Jyothi Department of ECE, K L University Vijayawada, INDIA Abstract Memory based structures
More informationAnchor Box Optimization for Object Detection
Anchor Box Optmzaton for Object Detecton Yuany Zhong 1, Janfeng Wang 2, Jan Peng 1, and Le Zhang 2 1 Unversty of Illnos at UrbanaChampagn 2 Mcrosoft Research 1 {yuanyz2, janpeng}@llnos.edu, 2 {janfw,
More informationClock Synchronization in Satellite, Terrestrial and IP Settop Box for Digital Television
Clock Synchronzaton n Satellte, Terrestral and IP Settop Box for Dgtal Televson THESIS Submtted n partal fulflment of the requrements for the degree of DOCTOR OF PHILOSOPHY by MONIKA JAIN Under the Supervson
More informationA STUDY OF TRUMPET ENVELOPES
A STUDY OF TRUMPET ENVELOPES Roger B. Dannenberg, Hank Pellern, and Istvan Dereny School of Computer Scence, Carnege Mellon Unversty Pttsburgh, PA 15213 USA rbd@cs.cmu.edu, hank.pellern@andrew.cmu.edu,
More informationLUT Optimization for Memory Based Computation using Modified OMS Technique
LUT Optimization for Memory Based Computation using Modified OMS Technique Indrajit Shankar Acharya & Ruhan Bevi Dept. of ECE, SRM University, Chennai, India Email : indrajitac123@gmail.com, ruhanmady@yahoo.co.in
More informationNovel Quantization Strategies for Linear Prediction with Guarantees
Smon S. Du* Ychong Xu* Yuan L Hongyang Zhang Aart Sngh Pulkt Grover Carnege Mellon Unversty, Pttsburgh, PA 15213, USA *: Contrbute equally. SSDU@CS.CMU.EDU YICHONGX@CS.CMU.EDU LIYUANCHRISTY@GMAIL.COM HONGYANZ@CS.CMU.EDU
More informationStudy on the location of building evacuation indicators based on eye tracking
Study on the locaton of buldng evacuaton ndcators based on eye trackng Yue L Tsnghua Unversty yuel5@malstsnghuaeducn Png hang Tsnghua Unversty zhangp@malstsnghuaeducn Hu hang Tsnghua Unversty, zhhu@tsnghuaeducn
More informationJTAG / Boundary Scan. Multidimensional JTAG / Boundary Scan Instrumentation. Get the total Coverage!
JTAG / Boundary Scan Multdmensonal JTAG / Boundary Scan Instrumentaton IEEE 1149.6 IEEE 1149.1 IEEE 1149.7 Multdmensonal JTAG / Boundary Scan Instrumentaton IEEE 1149.4 IEEE 1532 Get the total Coverage!
More informationColor Monitor. L200p. English. User s Guide
Color Montor L200p User s Gude Englsh Frst Edton (February / 2003) Note : For mportant nformaton, refer to the Montor Safety and Warranty manual that comes wth ths montor. Contents ENGLISH Safety (Read
More informationAIAA Optimal Sampling Techniques for Zone Based Probabilistic Fatigue Life Prediction
AIAA 2002383 Optmal Samplng Technques or Zone Based Probablstc Fatgue Le Predcton M. P. Enrght Southwest Research Insttute San Antono, TX H. R. Mllwater Unversty o Texas at San Antono San Antono, TX
More informationSONG STRUCTURE IDENTIFICATION OF JAVANESE GAMELAN MUSIC BASED ON ANALYSIS OF PERIODICITY DISTRIBUTION
SOG STRUCTURE IDETIFICATIO OF JAVAESE GAMELA MUSIC BASED O AALYSIS OF PERIODICITY DISTRIBUTIO D. P. WULADARI, Y. K. SUPRAPTO, 3 M. H. PUROMO,,3 Insttut Teknolog Sepuluh opember, Department of Electrcal
More informationModeling Form for Online Following of Musical Performances
Modelng Form for Onlne Followng of Muscal Performances Bryan Pardo 1 and Wllam Brmngham 2 1 Computer Scence Department, Northwestern Unversty, 1890 Maple Ave, Evanston, IL 60201 2 Department of Math and
More informationProduct Information. Universal swivel units SRUplus
Product Informaton Unversal swvel unts SRUplus SRUplus Unversal swvel unts Robust. Fast. Hgh Performance. SRUplus unversal rotary actuator Unversal unt for pneumatc swvel and turnng movements. Feld
More informationTHE IMPORTANCE OF ARMSWING DURING FORWARD DIVE AND REVERSE DIVE ON SPRINGBOARD
THE MPORTANCE OF ARMSWNG DURNG FORWARD DVE AND REVERSE DVE ON SPRNGBOARD Ken Yokoyama Laboratory of Bomechancs Faculty ofeducaton Kanazawa Unversty Kanazawa, Japan J unjro Nagano Department of Physcal
More informationUser Manual. AV Router. High quality VGA RGBHV matrix that distributes signals directly. Controlled via computer.
User Manual AV Router Hgh qualty VGA RGBHV matrx that dstrbutes sgnals drectly. Controlled va computer. Notce: : The nmaton contaned n ths document s subject to change wthout notce. SmartAVI makes no warranty
More informationModular Plug Connectors (Standard and Small Conductor)
Modular Plug Connectors (Standard and Small Conductor) Applcaton Specfcaton 1146016 04 APR 11 All numercal values are n metrc unts [wth U.S. customary unts n brackets]. Dmensons are n mllmeters [and nches].
More information3 Part differentiation, 20 parameters, 3 histograms Up to patient results (including histograms) can be stored
st Techncal Specfcatons Desgned n France Wth a rch past and a professonal experence bultup over 35 years, SFRI s a French nvatve company commtted to developng preon In Vtro Dst solutons. SFRI has bult
More informationMultiLine Acquisition With Minimum Variance Beamforming in Medical Ultrasound Imaging
IEEE Transactons on Ultrasoncs, Ferroelectrcs, and Frequency Control, vol. 60, no. 12, Decemer 2013 2521 MultLne Acquston Wth Mnmum Varance Beamformng n Medcal Ultrasound Imagng Ad Ranovch, Zv Fredman,
More informationLost on the Web: Does Web Distribution Stimulate or Depress Television Viewing?
Lost on the Web: Does Web Dstrbuton Stmulate or Depress Televson Vewng? Joel Waldfogel The Wharton School Unversty of Pennsylvana August 10, 2007 Prelmnary comments welcome Abstract In the past few years,
More informationzenith Installation and Operating Guide HodelNumber I Z42PQ20 [ PLASHATV
Installaton and Operatng Gude HodelNumber I Z42PQ20 PLASHATV To vew the extended verson of owner's manual that contans the advanced features of ths TV set, vst our webste at http://www.enthservce.com Ths
More informationProduct Bulletin 40C 40C10R 40C20R 40C114R. Product Description For Solvent, EcoSolvent, UV and Latex Inkjet and Screen Printing 3mil vinyl films
Product Bulletn 40C Revson D, Effectve February 2016 (Replaces C, Apr. 15) 40C10R 40C20R 40C114R Product Descrpton For Solvent, EcoSolvent, UV and Latex Inkjet and Screen Prntng 3ml vnyl flms Quck
More informationAN INTERACTIVE APPROACH FOR MULTICRITERIA SORTING PROBLEMS
AN INTERACTIVE APPROACH FOR MULTICRITERIA SORTING PROBLEMS A THESIS SUBMITTED TO THE GRADUATE SCHOOL OF NATURAL AND APPLIED SCIENCES OF MIDDLE EAST TECHNICAL UNIVERSITY BY BURAK KESER IN PARTIAL FULFILLMENT
More informationSKEW DETECTION AND COMPENSATION FOR INTERNET AUDIO APPLICATIONS. Orion Hodson, Colin Perkins, and Vicky Hardman
SKEW DETECTION AND COMPENSATION FOR INTERNET AUDIO APPLICATIONS Oron Hodson, Coln Perkns, and Vcky Hardman Department of Computer Scence Unversty College London Gower Street, London, WC1E 6BT, UK. ABSTRACT
More informationKeywords Xilinx ISE, LUT, FIR System, SDR, Spectrum Sensing, FPGA, Memory optimization, AOMS LUT.
An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna
More informationALONG with the progressive device scaling, semiconductor
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 4, APRIL 2010 285 LUT Optimization for MemoryBased Computation Pramod Kumar Meher, Senior Member, IEEE Abstract Recently, we
More informationEnvironmental Reviews. Causeeffect analysis for sustainable development policy
Envronmental Revews Causeeffect analyss for sustanable development polcy Journal: Envronmental Revews Manuscrpt ID er20160109.r2 Manuscrpt Type: Revew Date Submtted by the Author: 24Feb2017 Complete
More informationLUT Design Using OMS Technique for Memory Based Realization of FIR Filter
International Journal of Emerging Engineering Research and Technology Volume. 2, Issue 6, September 2014, PP 7280 ISSN 23494395 (Print) & ISSN 23494409 (Online) LUT Design Using OMS Technique for Memory
More informationSmall Area CoModeling of Point Estimates and Their Variances for Domains in the Current Employment Statistics Survey
Small Area CoModelng of Pont Estmates and Ther Varances for Domans n the Current Employment Statstcs Survey Jule Gershunskaya, Terrance D. Savtsky U.S. Bureau of Labor Statstcs FCSM, March 2018 Dsclamer:
More informationDesign of Memory Based Implementation Using LUT Multiplier
Design of Memory Based Implementation Using LUT Multiplier Charan Kumar.k 1, S. Vikrama Narasimha Reddy 2, Neelima Koppala 3 1,2 M.Tech(VLSI) Student, 3 Assistant Professor, ECE Department, Sree Vidyanikethan
More informationJTAG / Boundary Scan. Multidimensional JTAG / Boundary Scan Instrumentation
JTAG / Boundary Scan Multdmensonal JTAG / Boundary Scan Instrumentaton 2 GOEPEL electronc & JTAG / Boundary Scan COMPANY GOEPEL electronc GmbH GOEPEL electronc s a global company that has been developng
More informationOptimization of memory based multiplication for LUT
Optimization of memory based multiplication for LUT V. Hari Krishna *, N.C Pant ** * Guru Nanak Institute of Technology, E.C.E Dept., Hyderabad, India ** Guru Nanak Institute of Technology, Prof & Head,
More informationProduct Information. Universal swivel units SRUplus 25
Product Informaton SRUplus Robust. Fast. Hgh Performance. SRUplus unversal rotary actuator Unversal unt for pneumatc swvel and turnng movements. Feld of applcaton Can be used n ether clean or contamnated
More informationAn Efficient Reduction of Area in Multistandard Transform Core
An Efficient Reduction of Area in Multistandard Transform Core A. Shanmuga Priya 1, Dr. T. K. Shanthi 2 1 PG scholar, Applied Electronics, Department of ECE, 2 Assosiate Professor, Department of ECE Thanthai
More informationProduction of Natural Penicillins by Strains of Penicillium chrysogenutn
Producton of Natural Pencllns by Strans of Pencllum chrysogenutn a J. FUSK and ЬЕ. WELWRDOVÁ ^Department of Mcrobology and Bochemstry, Slovak Techncal Unversty, Bratslava b Botka, Slovenská Ľupča Receved
More informationScalable QoSAware DiskScheduling
Scalable QoSAware DskSchedulng Wald G. Aref Khaled ElBassyoun Ibrahm Kamel Mohamed F. Mokbel Department of Computer Scences, urdue Unversty, West Lafayette, IN 479071398 anasonc Informaton and Networkng
More informationCraig Webre, Sheriff Personnel Division/Law Enforcement Complex 1300 Lynn Street Thibodaux, Louisiana 70301
DATE OF APPLCATON: Craig Webre, Sheriff Personnel Division/Law Enforcement Complex 1300 Lynn Street Thibodaux, Louisiana 70301 N GENERAL EMAL ADDRESS: For Local Calls  (985) 5324380 (985) 4462255 (985)
More informationAutomated composer recognition for multivoice piano compositions using rhythmic features, ngrams and modified cortical algorithms
Complex Intell. Syst. (2018) 4:55 65 https://do.org/10.1007/s407470170052x ORIGINAL ARTICLE Automated composer recognton for multvoce pano compostons usng rhythmc features, ngrams and modfed cortcal
More informationarxiv: v1 [cs.cl] 12 Sep 2018
Powered by TCPDF (www.tcpdf.org) Neural Melody Composton from Lyrcs Hangbo Bao, Shaohan Huang 2, Furu We 2, Le Cu 2, Yu Wu 3, Chuanq Tan 3, Songhao Pao, Mng Zhou 2 School of Computer Scence, Harbn Insttute
More informationMemory efficient Distributed architecture LUT Design using Unified Architecture
Research Article Memory efficient Distributed architecture LUT Design using Unified Architecture Authors: 1 S.M.L.V.K. Durga, 2 N.S. Govind. Address for Correspondence: 1 M.Tech II Year, ECE Dept., ASR
More informationINTERCOM SMART VIDEO DOORBELL. Installation & Configuration Guide
INTERCOM SMART VIDEO DOORBELL Installaton & Confguraton Gude ! Important safety nformaton Read ths manual before attemptng to nstall the devce! Falure to observe recommendatons ncluded n ths manual may
More informationwww. ElectricalPartManuals. com l Basler Electric VOLTAGE REGULATOR FEATURES: CLASS 300 EQUIPMENT AVC63 4 FEATURES AND APPLICATIONS
Using enhanced technology, the AVC634 voltage regulator is designed for use on 50/60 Hz brushless generators. This encapsulated regulator is economical, small in size, ruggedly constructed, and incorporates
More informationTHE SIMULATION OF TRANSPORT DELAY WITH THE HYDAC* COMPUTING SYSTEM
THE SMULATON OF TRANSPORT DELAY WTH THE HYDAC* COMPUTNG SYSTEM ABSTRACT: A general purpose hybrid computer program for the simulation of transport delay is described. The program utilizes a combination
More informationDesigning Fir Filter Using Modified Look up Table Multiplier
Designing Fir Filter Using Modified Look up Table Multiplier T. Ranjith Kumar Scholar, MTech (VLSI) GITAM University, Visakhapatnam Email id:ranjithkmr55@gmail.com ABSTRACT With the advancement in device
More informationLoewe bild 5.55 oled. Modular Design Flexible configuration with individual components. Setup options. TV Monitor
Product nformaton Loewe bld 5.55 oled Page of 3 Loewe bld 5.55 oled EU energy effcency class: B Screen dagonal (n cm) / Screen dagonal (n nch): 39 / 55 Power consumpton ON (n W): 50 Annual energy consumpton
More informationDetecting Errors in BloodGas Measurement by Analysiswith Two Instruments
CLIN. CHEM. 33/4, 512517 (1987) Detectng Errors n BloodGas Measurement by Analysswth Two Instruments LouIs F. Metzger, Wllam B. Stauffer, Ann V. Kruplnskl, Rchard P. MIIlman,3 George S. Cembrowskl,2
More informationSealed Circular LC Connector System Plug
Sealed Crcular LC Connector System Plug Instructon Sheet Kt 1828618 [ ], Receptacle Kt 1828619 [ ], 40810079 and EMI Receptacle Kt 1985193 [ ] 07 APR 11 Plug Kt 1828618 [ ] Cable Fttng Receptacle
More informationInternational Journal of Engineering Trends and Technology (IJETT)  Volume4 Issue8 August 2013
International Journal of Engineering Trends and Technology (IJETT)  Volume4 Issue8 August 2013 Design and Implementation of an Enhanced LUT System in Security Based Computation dama.dhanalakshmi 1, K.Annapurna
More informationCASH TRANSFER PROGRAMS WITH INCOME MULTIPLIERS: PROCAMPO IN MEXICO
FCND DP No. 99 FCND DISCUSSION PAPER NO. 99 CASH TRANSFER PROGRAMS WITH INCOME MULTIPLIERS: PROCAMPO IN MEXICO Elsabeth Sadoulet, Alan de Janvry, and Benjamn Davs Food Consumpton and Nutrton Dvson Internatonal
More informationEfficient Method for LookUpTable Design in Memory Based Fir Filters
International Journal of Computer Applications (975 8887) Volume 78 No.6, September Efficient Method for LookUpTable Design in Memory Based Fir Filters Md.Zameeruddin M.Tech, DECS, Dept. of ECE, Vardhaman
More informationAn Lut Adaptive Filter Using DA
An Lut Adaptive Filter Using DA ISSN: 23219939 An Lut Adaptive Filter Using DA 1 k.krishna reddy, 2 ch k prathap kumar m 1 M.Tech Student, 2 Assistant Professor 1 CVSR College of Engineering, Department
More informationLoewe bild 7.65 OLED. Setup options. Loewe bild 7 cover Incl. Back cover. Loewe bild 7 cover kit Incl. Back cover and Speaker cover
Product nformaton Loewe bld 7.65 Page of March 07 Loewe bld 7.65 OLED EU energy effcency class: B Screen dagonal (n cm) / Screen dagonal (n nch): 64 / 65 Power consumpton ON (n W): 80 Annual energy consumpton
More informationPrinter Specifications
: Characterfonts:! Fort Pont 7P 0.5 pl Ptch 5cpl, Ocpl, 2cpl Proptlonel Epson Draf!o 0 lo j Epson Cower 0 0 0 Epson Roman O O O 0 Epson San6 Sent 0 O O O Epson Presllge j0 0 ~Epson Scnpt O 0 Epson Sormt
More informationMC6845P I 1.5. ]Vs ,.~
MC6845  CRT CONTROLLER (CRTC) The MCW5 CRT controller performs the nterface between an MPU and a rasterscan CRT dsplay. t s ntended for use n MPUbased controllers for CRT termnals n standalone or cluster
More informationSWS 160. Moment loading. Technical data. M x max Nm M y max Nm. M z max Nm
Moment loadng M x max. 7170 Nm M y max. 7170 Nm M z max. 3800 Nm Ths s the max. sum of all forces and moments (from acceleraton forces and moments, process forces or moments, emergency stop stuatons, etc.)
More informationImplementation of Memory Based Multiplication Using Micro wind Software
Implementation of Memory Based Multiplication Using Micro wind Software U.Palani 1, M.Sujith 2,P.Pugazhendiran 3 1 IFET College of Engineering, Department of Information Technology, Villupuram 2,3 IFET
More informationUser guide. ReceiverInTheEar hearing aids, rechargeable Hearing aid charger. resound.com
User gude ReceverInTheEar hearng ads, rechargeable Hearng ad charger resound.com Seral number Model number Recever type Left Hearng Ad Low Power Medum Power Hgh Power Ultra Power Seral number Model
More information