EE Chip list. Page 1

Size: px
Start display at page:

Download "EE Chip list. Page 1"

Transcription

1 Chip # Description 7400 Quadruple 2-Input Positive NANDS 7401 Quadruple 2-Input Positive NAND with Open-Collector Outputs 7402 Quadruple 2-input Positive NOR 7403 Quadruple 2-Intput Positive NAND with Open-Collector Outputs 7404 Hex Inverters 7405 Hex Inverters with Open-Collector Outputs 7406 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7407 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7408 Quadruple 2-Input Positive ANDs 7409 Quadruple 2-Input Positive AND with Open-Collector Outputs 7410 Triple 3-Input Postive NAND 7411 Triple 3-Input Positive AND 7412 Triple 3-Input Positive NAND with Open-Collector Outputs 7413 Dual 4-input Postive NAND Schmitt-Triggers 7414 Hex Schmitt-Trigger Inverters 7416 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7417 Hex Inverter Buffers/Drivers with Open-Collector High-Voltage Outputs 7420 Dual 4-Input Positive NAND 7423 Dual 4-Input NOR with Strobe 7425 Dual 4-Input NOR with Strobe 7426 Quadruple 2-Input High-Voltage Interface Postive NAND 7427 Triple 3-Input Positive NOR 7428 Quadruple 2-Input NOR Buffers Input Positive NAND 7432 Quadruple 2-Input Positive OR 7437 Quadruple 2-Input Positive NAND Buffers 7438 Quadruple 2-Input Positive NAND Buffers with Open-Collector Outputs 7440 Dual 4-Input NAND Buffers of-10 Decoder/Driver for Cold Cathode Display line BCD to 10-Line Decimal decoders 7445 BCD-to-Decimal Decoder/Driver 7446 BCD-to-7-Segment Decoder/Driver 7447 BCD-to-7-Segment Decoder/Driver 7448 BCD-to-7-Segment Decoder/Driver with Internal Pull-up Resistors 7450 Dual 2-Wide 2-Input AND-OR-INVERT 7451 AND-OR-INVERT 7453 Expandable 4-wide AND-OR-INVERT wide AND-OR-INVERT 7460 Dual 4-Input Expander 7470 AND J-K Positive Edge Triggered Flip-Flops with Preset and Clear 7472 AND J-K Master-Slave Flip-Flops with Present and Clear 7473 Dual J-K Flip-Flops with Clear 7474 Dual D-type Positive Edge Triggered Flip-Flops with Preset and Clear Bit Bistable latches 7476 Dual J-K Flip-Flops with Present and Clear 7480 Gated Full Adders Bit RAM Bit Binary Full Adders Bit Binary Full adders with Fast Carry Bit Magnitude Comaparators Page 1

2 7486 quadruple 2-input Exclusive-OR 7490 Decade Counter Bit Shift Register 7492 Divide-by-twelve counter Bit Binary Counter Bit Shift Register Bit Parallel Acess Shift Register Bit Shift Register 7497 Synchronous 6-Bit Binary Rate Multiplier Dual J-K Flip-Flops with Clear dual 4-Bit Latches with Clear Dual Pulse Synchronizers/Drivers Monostable Multivibrators with Schmitt-Trigger inputs Retirggerable Monostable Multivibrators with Internal Timing Resistors Retirggerable Monostable Multivibrators Quadruple Bus Buffers with 3-state outputs quadruple Bus Buffers with 3-state outputs Line Driver Quadruple 2-input Positive NAND Schmitt Triggers BCD-to-Decimal Decoders/Drivers with 80 ma Sink-Current capability /4 Priority Encoder to 3 Line Octal Priority Encoder Data Selector/Multiplexer (selects one-of sixteen data sources) Data Selector/Multiplexer (selects one-of-eight data sources) Dual 4-line to 1-line Data Selector/Multiplexer line to 16-line Decoder/Demultiplexer Dual 2-line to 4-line Decoder/Multiplexer (totem pole output) Quadruple 2-line to 1-line data Selector/Multiplexer (presents true data) Quadruple 2-line to 1-line data Selector/Multiplexer (presents inverted data) Synchronous 4-Bit counter with direct Clear Synchronous 4-Bit counter with direct Clear Fully Synchronous 4-Bit Counter bit Parallel-Out Serial Shift Register Parallel Load 8-Bit Shift Register Parallel Load 8-Bit Shift Register with overiding Clear Synchronous Decade Rate Multiplier by-4 Register Files with Open Collector Outputs Bit D-type Register with 3-state Outputs Hex/Quadruple D-type Flip-Flops with Clear (single rail outputs) Hex/Quadruple D-type Flip-Flops with Clear (double rail outputs) MHz Presettable Decade and Binary Counter/Latch MHz Presettable Decade and Binary Counter/Latch Bit Parallel-Access Shift Register Bit Odd/Even Parity Generators/Checkers Arithmetic Logic Units/Function Generators Look-Ahead Carry Generators BCD-to-Binary and Binary-to-BCd Converters Binary - BCD Converter Bit ROM Open Collector Synchronous Up/Down Counters with Down/Up Mode Control Synchronous Up/Down Counters with Down/Up Mode Control Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) Page 2

3 74193 Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) Bit Bidirectional Universal Shift Registers Bit Parallel-Access Shift Registers /30/100 MHz Presettable Decade or Binary Counters/Latches 74C90 74C95 74C107 74C195 74C221 74C901 74C904 74C910 74C925 74H00 74H04 74H08 74H10 74H11 74H20 74H21 74H22 74H30 74H40 74H50 74H53 74H54 74H71 74H72 74H73 74H74 74H76 74H78 74H103 74H106 74H183 74L02 74L03 74L04 74L08 74L10 74L11 74L20 74L30 74L32 74L42 74L51 74L54 74L55 74L71 74L72 74L73 74L74 74L78 Decade Counter 4-Bit Parallel Access Shift Register Dual J-K Flip-Flops with Clear 4-Bit Parallel Dual Monostable Hex TTl Inverting (CMOS to TTL) Hex PMOS Non-Inverting (PMOS to CMOS or TTL) 256 Bit RAM 4-Decade, Multiplexed Output Quad 2-Input NAND Gate Hex Inverter Quad 2-Input AND Gate Triple 3-Input NAND Gate Triple 3-Input AND Gate Dual 4-Input NAND Gate Dual 4-Input AND Gate Dual 4-Input Positive-NAND Gates with Open-Collector Outputs 8-Input NAND Gate Dual 4-Input NAND Buffer Dual 2-Wide 2-Input AND-OR-Invert Gates Expandable 4-Wide AND-OR-Invert Gates 4-Wide AND-OR-Invert Gates AND Edge-Triggered D-Type Flip-Flops AND Gated JK Master/Slave Flip-Flop Dual JK Flip-Flop with Clear Dual D Flip-Flop Dual JK Flip-Flop with Preset and Clear AND Edge-Triggered D-Type Flip-Flops Edge-Triggered J-K Flip-Flops Edge-Triggered J-K Flip-Flops Dual Carry-Save Full Adders Quadruple 2-Input Positive-NOR Gates Quadruple 2-Input Positive-NAND Gates Hex Inverters Quadruple 2-Input Positive AND Gates Triple 3-Input Positive-NAND Gates Triple 3-Input Dual 4-Input Positive-NAND Gates 8-Input Positive-NAND Gates Quadruple 2-Input Positive OR 4-Line-to-10 Line Decoders Dual 2-Wide 2-Input 4-Wide Input 2-Wide 4-Input AND-Gated R-S Master-Slave Flip-Flops with Preset and Clear AND-Gated J-K Master-Slave Flip-Flops with Preset and Clear Dual J-K Flip-Flops with Clear Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear Dual J-K Flip-Flops with Preset, Common Clear, and Common Clock Page 3

4 74L85 74L86 74L89 74L90 74L93 74L95 74L98 74L123 74L154 74L164 74L165 74L192 74L193 74LS00 74LS01 74LS02 74LS03 74LS04 74LS05 74LS06 74LS07 74LS08 74LS09 74LS10 74LS11 74LS12 74LS13 74LS14 74LS15 74LS20 74LS21 74LS22 74LS26 74LS27 74LS28 74LS30 74LS32 74LS33 74LS37 74LS38 74LS40 74LS42 74LS47 74LS48 74LS49 74LS51 74LS54 74LS55 74LS73 74LS74 74LS75 74LS76 4-Bit Magnitude Comparators Quadruple 2-Input Exclusive-OR Gates 16-Bit Read/Write Memories Decade Counters 4-Bit Binary Counters 4-Bit Shift Registers 4-Bit Data Selector/Storage Registers Dual Retriggerable Monostable Multivibrators with Clear 4-Line to 16-Line Decoders/Demultiplexers 8-Bit Parallel Output Serial Shift Registers Parallel Load 8-Bit Shift Register Synchronous Up/Down Dual Clock Counters Synchrounous Up/Down Dual Clock Counters Quadruple 2-Input Positive-NAND Gates Quadruple 2-Input Positive-NAND Gates with Open-Collector Outputs Quadruple 2-Input Positive-NOR Gates Quadruple 2-Input Positive-NAND Gates with Open-Collector Outputs Hex Inverters Hex Inverters with Open-Collector Outputs Hex Inverter Buffer/Driver Hex Buffer/Driver Quadruple 2-Input Positive-AND Gates Quadruple 2-Input Positive-AND Gates with Open-Collector Outputs Triple 3-Input Positive-NAND Gates Triple 3-Input Positive-AND Gates Triple 3-Input Positive-NAND Gates with Open-Collector Outputs Positive-NAND Schmitt Triggers Hex Schmitt-Trigger Inverters Triple 3-Input Positive-AND Gates with Open-Collector Outputs Dual 4-Input Positive-NAND Gates Dual 4-Input Positive-AND Gates Dual 4-Input Positive-NAND Gates with Open-Collector Outputs Quadruple 2-Input High-Voltage Interface Positive-NAND Gates Triple 3-Input Positive-NOR Gates Quadruple 2-Input Positive-NOR Buffers 8-Input Positive-NAND Gates Quadruple 2-Input Positive-OR Gates Quadruple 2-Input Positive-NOR Buffers with Open-Collector Outputs Quadruple 2-Input Positive-NAND Buffers Quadruple 2-Input Positive-NAND Buffers with Open-Collector Outputs Dual 4-Input Positive-NAND Buffers 4-Line BCD to 10-Line Decimal Decoders BCD-to-Seven-Segment Decoders/Drivers BCD-to-Seven-Segment Decoders/Drivers BCD-to-Seven-Segment Decoders/Drivers AND-OR-Invert Gates 4-Wide AND-OR-Invert Gates 2-Wide 4-Input AND-OR-Invert Gates Dual JK Flip-Flop with Clear Dual D Flip-Flop 4-Bit Bistable Latches Dual JK Flip-Flop with Preset and Clear Page 4

5 74LS78 74LS83 74LS85 74LS86 74LS90 74LS91 74LS92 74LS93 74LS95 74LS96 74LS107 74LS109 74LS112 74LS113 74LS114 74LS122 74LS123 74LS125 74LS126 74LS132 74LS133 74LS136 74LS138 74LS139 74LS145 74LS147 74LS148 74LS151 74LS153 74LS154 74LS155 74LS156 74LS157 74LS158 74LS160 74LS161 74LS162 74LS163 74LS164 74LS165 74LS166 74LS168 74LS169 74LS170 74LS173 74LS174 74LS175 74LS181 74LS189 74LS190 74LS191 Dual J-K with Preset, Common Clock and Common Clear 4-Bit Binary Full Adders 4-Bit Magnitude Comparators Quad EXCLUSIVE-OR Gate Decade, Divide-By-Twelve and Binary Numbers 8-Bit Shift Registers Decade, Divide-by-Twelve and Binary Numbers Decade, Divide-by-Twelve and Binary Numbers 4-Bit Parallel-Access Shift Register 5-Bit Shift Registers Dual JK Flip-Flop with Clear Dual JK Pos. Edge-Trig. Flip-Flop Dual JK Neg. Edge-Trip. Flip-Flop Dual Negative Edge-Triggered, Separate Preset and Clock Dual Neg. Edge-Triggered w/preset, Common Clock & Common Clear Retriggerable Monostable Multivibrators Retriggerable Monostable Multivibrators Quad Bus Buffer Neg. Enable Tri-State Quad Bus Buffer Tri-State Quadruple 2-Input Positive-NAND Schmitt Triggers 13-Inpute NAND Gate Quadruple 2-Input Exclusive-OR Gates with Open-Collector Outputs 3-Line to 8-Line Decoders/Demultiplexers 2 to 4 Decoder/Demultiplexer BCD-to-Decimal Decoders/Drivers 10-Line to 4-Line and 8-Line to 3-Line Priority Encoders 10-Line to 4-Line and 8-Line to 3-Line Priorty Encoders Data Selectors/Multiplexers Dual 4-Line to 1-Line Data Selectors/Multiplexers 4 to 16 Line Decoder/Demultiplexer Dual 2/4 Demultiplexer Dual 2-Line to 4-Line Decoder/Demultiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Decade Counter with Asynch. Clear Synch 4-Bit Counter Synchronous, Preset Input Decade Counter Fully Synch. 4-Bit Counter 8-Bit Parallel-Out Serial Shift Registers 8-Bit Serial Shift Register, Parallel Load 8-Bit Shift Register, Parallel Load Synch. Preset Input, Mode Control, Look-Ahead Carry Up/Down Counter Synch. Binary Up/Down Counter 4-by-4 Register Files with Open-Collector Outputs 4-Bit D-Type Reg. Tri-State Hex/Quadruple D-Type Flip-Flops with Clear Hex/Quadruple D-Type Flip-Flops with Clear Arithmetic Logic Units/Function Generators 64-Bit Random-Access Memories Synchronous Up/Down Counters with Down/Up Mode Control Synchronous Up/Down Counters with Down/Up Mode Control Page 5

6 74LS192 74LS193 74LS194 74LS195 74LS196 74LS197 74LS221 74LS240 74LS241 74LS242 74LS243 74LS244 74LS245 74LS247 74LS248 74LS249 74LS251 74LS253 74LS257 74LS258 74LS259 74LS260 74LS261 74LS266 74LS273 74LS279 74LS280 74LS283 74LS289 74LS290 74LS292 74LS293 74LS295 74LS298 74LS299 74LS320 74LS322 74LS323 74LS347 74LS352 74LS353 74LS364 74LS365 74LS366 74LS367 74LS368 74LS373 74LS374 74LS375 74LS377 Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) Synchronous 4-Bit Up/Down Counters (Dual Clock with Clear) 4-Bit Bi-Directional Shift Register 4-Bit Parallel-Access Shift Register 50/30/100-MHz Presettable Decade or Binary Counters/Latches 50/30/100-MHz Presettable Decade or Binary Counters/Latches Dual Monostable Multivibrators with Schmitt-Trigger Inputs Quadruple Bus Transceivers Quadruple Bus Transceivers Octal Bus Transceivers with 3-State Outputs BCD-to-Seven Segment Decoders/Drivers BCD-to-Seven Segment Decoders/Drivers BCD-to-Seven Segment Decoders/Drivers Data Selectors/Multiplexers with 3-State Outputs Dual 4-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs Quad 2-Input Multiplexer Tri-State Quad 2/1 Multiplexer Inverting Tri-State 8-Bit Addressable Latch Quad 2-Input NAND Buffer, Open Collector, to 15 V Output 2-Bit by 4-Bit Parallel Binary Multipliers Quadruple 2-Input Exclusive-NOR Gates with Open-Collectors Outputs Octal D-Type Flip-Flop with Clear Quad Set-Reset Latches 9-Bit Odd/Even Parity Generators/Checkers 4-Bit Binary Full Adders with Fast Carry 64-Bit Random-Access Memories Decade and 4-Bit Binary Counters Programmable Frequency Dividers/Digital Timers Decade and 4-Bit Binary Counters 4-Bit Bidirectional Universal Shift Registers Quadruple 2-Input Multiplexers with Storage 8-Bit Universal Shift/Storage Registers Crystal-Controlled Oscillators 8-Bit Serial Reg. with Sign Extended 8-Bit Universal Shift/Storage Register BCD-to-Seven Segment Decoders/Drivers Dual 4-Line to 1-Line Data Selectors/Multiplexers Dual 4-Line to 1-Line Data Selectors/Multiplexers with 3-State Outputs Octal Edge-Triggered, Common Clock & Enable, 3 State D-Type Flip Flop Hex Buffer with Logical OR Tri-State Hex, Three State Inverter Hex Buffer Tri-State Hex Inverter Tri-State Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops 4-Bit Bistable Latches Octal, Hex, and Quad D-Type Flip-Flops with Enable Page 6

7 74LS378 74LS379 74LS384 74LS386 74LS390 74LS393 74LS399 74LS490 74LS533 74LS534 74LS540 74LS541 74LS590 74LS624 74LS629 74LS640 74LS641 74LS644 74LS645 74LS670 74LS688 74S00 74S04 74S10 74S20 74S32 74S40 74S64 74S86 74S112 74S113 74S133 74S135 74S138 74S140 74S151 74S157 74S158 74S182 74S195 74S241 74S257 74S260 74S381 74F02 74F04 74F11 74F13 74F30 Octal, Hex, and Quad D-Type Flip-Flops with Enable Octal, Hex, and Quad D-Type Flip-Flops with Enable 8-Bit by 1-Bit Two's Complement Multipliers Quadruple 2-Input Exclusive-OR Gates Dual 4-Bit Decade and Binary Counters Dual 4-Bit Decade and Binary Counters Quadruple 2-Input Multiplexers with Storage Dual 4-Bit Decade Counters 8-Bit, Transparent, D-Type, Inverting Latch Octal Edge-Triggered, Inverted, Three-State D-Type Flip Flop 8-Bit Binary Counters with Output Registers Voltage-Controlled Oscillators Voltage-Controlled Oscillators Octal Bus Transceivers Octal Bus Transceivers Octal Bus Transceivers Octal Bus Transceivers 4-by-4 Register Files with 3-State Outputs 8-Bit Magnitude/Identity Comparators Quadruple 2-Input Positive-NAND Gates Hex Inverters Triple 3-Input Positive-NAND Gates Dual 4-Input Positive-NAND Gates Quadruple 2-Input Positive-OR Gates Dual 4-Input Buffer NAND Gates Input AND-OR-Invert Gates Quadruple 2-Input Exclusive-OR Gates Dual J-K Negative-Edge-Triggered Flip-Flops with Preset and Clear Dual J-K Negative-Edge-Triggered Flip-Flops with Preset 13-Input Positive-NAND Gates Quadruple Exclusive-OR/NOR Gates Decoders/Demultiplexers Dual 4-Input Positive-NAND 50-Ohm Line Drivers Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Look-Ahead Carry Generators 50/30/100-MHz Presettable Decade or Binary Counters/Latches Quadruple 2-Line to 1-Line Data Selectors/Multiplexers Dual 5-Input Positive-NOR Gates Arithmetic Logic Unit/Function Generator Quad 2-Input NOR Gate Hex Inverter Triple 3-Input AND Gate Dual Neg. Edge-Triggered, Separate Preset & Clock J-K Type Flip-Flop 8 Input NAND Gate Page 7

8 74F32 74F37 74F86 74F112 74F132 74F138 74F139 74F151 74F153 74F161 74F164 74F193 74F224 74F244 74F245 74F251 74F253 74F257A 74F280 74F283 74F322 74F350 74F366 74F368 74F373 74F374 Quad 2-Input OR Gate Quad 2-Input Buffer NAND Gate Quad 2-Input, Totem Pole Outputs, Exclusive OR Gate Dual Negative-Edge-Triggered with Preset & Clear, J-K Type Flip-Flop Quad 2-Input NAND Schmitt-Trigger 3-Line to 8-Line Decoder/Demultiplexer Dual 2-Line to 4-Line Decoder/Demultiplexer 8-Input, Complementary Output, Strobe Multiplexer Dual 4-Input Multiplexer Synchronous, Preset Input Binary Count Up Counter 8-Bit Gated Serial-In, Parallel-Out Shift Register Synchronous, Preset Input Binary Count Up/Down Counter Octal Bus Driver, Non-Invert, 3-State, Sym Controls Bus Transceivers Octal Bus Transceiver, Noninverting, Three-State 8-Input Strobe, Complementary Output, 3-State Multiplexer Dual 4-Input, Three-State Multiplexer Quad 2-Input, Non-Inverting, Three-State Multiplexer 9-Bit Odd/Even Parity Generator/Checker 4-Bit Binary Full Adder, Look-Ahead Carry 8-Bit Serial/Parallel-In Register with Sign Extend 4-Bit Shifter Multiplexer Hex, Three-State Inverter Hex, Three-State Inverter 8-Bit, Transparent, D Type, Three-State Latch Octal Edge-Triggered, Three-State, D-Type Flip Flop 74F401 CRC Generator/Checker 74F403 FIFO, 16 x 4 74F413 FIFO, 64 x 4 74F521 74F534 74F537 74F538 74F539 74F540 74F541 74F544 74F563 74F568 74F569 74F573 74F582 74F640 74F652 74F821 74F828 74F843 Comparator, 8-Bit Octal Edge-Triggered, Inverting, 3-State, D-Type Flip Flop BCD-to-Decimal, Three-State Decoder 3-Line to 8-Line Decoder/Demultiplexer, Invert/Non-Invert, 3-State Decoder Dual 2-Line to 4-Line Decoder/Demultiplexer, Three-State Decoder Octal Buffer/Line Driver w/tri-state out Octal Buffer Line Driver Octal Bus Transceiver with Register, Three-State Octal D-Type Latch Synchronous Decade Count Up/Down Counter Synchronous Binary Count Up/Down Counter Octal D-Type Latch Octal, with Parity Generator Checker Octal Bus Transceiver, Inverting, Three-State Octal Bus Transceiver/Register 10-Bit D-Type Flip-Flop 10-Bit Buffer Line Driver 9-Bit Transparent Latch Bit Microprocessor 8216 Bidirectional Bus Driver 8224 Clock Generator and Driver 8251A Programmable Communication Interface, 8_Bit 8254 Programmable Counter, 8-Bit Page 8

9 8255A Programmable Peripheral Interface, 8-Bit 8259A Programmable Interrupt Controller, 8-Bit 8284 Clock Generator and Driver, 8-Bit 8286 Octal Bus Transceiver, Non-Inverting, 8/16 Bit 8288 Bus Controller, 8/16 Bit UART k x 8, EPROM k x 8, EPROM k x 8, EPROM k x 8, EEPROM k x 8, EEPROM, Pin 1 Ready/Busy nsf, 65536x1, Dynamic Memory RAM nsf, x1 Dynamic Memory RAM k x 8, Static RAM 74HCT00 74HCT04 74HCT08 74HCT14 74HCT32 74HCT74 74HCT240 74HCT244 74HCT245 74HCT373 74HCT374 74HCT541 74HCT573 74HCT574 Quad 2-input NAND gate Hex inverter Quad 2-input AND gate Hex inverter Schmitt trigger Quad 2-input OR gate Dual D flip-flop Octal inverting line driver tri-state Octal driver tri-state Octaltransceiver tri-state Octal D-type flip-flop tri-state Octal D-type flip-flop edge-trig. TS Octal buffer/line driver tri-state Octal D-type latched flip-flop tri-state Octal D-type flip-flop edge-trigger tri-state Page 9

10 Page 10

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate List of the CMOS 4000 series 4000 - Dual tri-input NOR Gate and Inverter 4001 - Quad 2-input NOR gate 4002 - Dual 4-input NOR gate 4006-18 stage Shift register 4007 - Dual Complementary Pair Plus Inverter

More information

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D

SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series. Supply Current/typmA Delay/typns Quad 2-Input NAND Gate 54LS00/C,D SIGNETICS INTEGRATED CIRCUITS Low Power Schottky TTL 54LS00-74LS00 Series Rating Value Unit Voltage - V CC +7.0 V Input Voltage Range - V I -0.5 to +7.0 V Output Voltage - V out +5.5 V Operating Temperature

More information

Integrated Circuits 7

Integrated Circuits 7 7 IC Test Clip Series For temporary connections to DIP package components Heavy-duty spring loaded hinge provides positive contact 20 AWG insulated gold contacts Color: white 22103 Part No. Product No.

More information

ARCADE IC-LISTE Stand:

ARCADE IC-LISTE Stand: JAMMA CONNECTOR SCART CONNECTOR W. Robel Seite 1 von 36 08.05.2018 AUTOMATEN - TAB HELLOMAT W. Robel Seite 2 von 36 08.05.2018 HELLOMAT W. Robel Seite 3 von 36 08.05.2018 Adp Gauselmann TV Ideal W. Robel

More information

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14 NAND GATES 7400 4x2-Input 14 7401 4x2-Input 14 7403 4x2-Input 14 7410 3x3-Input 14 7412 3x3-Input 14 7420 2x4-Input 14 7422 2x4-Input 14 7426 4x2-Input 15V 14 7430 1x8-Input 14 74133 1x13-Input 16 74134

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.111 - Introductory Digital Systems Laboratory Project Resources Project resources are allocated on a per

More information

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM

MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MODULAR DIGITAL ELECTRONICS TRAINING SYSTEM MDETS UCTECH's Modular Digital Electronics Training System is a modular course covering the fundamentals, concepts, theory and applications of digital electronics.

More information

T e. e available in EIAJ e available in JEDEC and EIAJ e available in wide format e available in standard and. T w. e planned in standard

T e. e available in EIAJ e available in JEDEC and EIAJ e available in wide format e available in standard and. T w. e planned in standard CMOS Logic KEY October 1995 Semiconductor Corporation CMOS Logic Advanced CMOS FACT TM (AC) FACT Quiet Series TM (ACQ) FACT (ACT) FACT Quiet Series (ACTQ) FACT FCT VHCVHCT HCHCT T e T e w T w Pw Z eavailable

More information

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL 1. A stage in a shift register consists of (a) a latch (b) a flip-flop (c) a byte of storage (d) from bits of storage 2. To serially shift a byte of data into a shift register, there must be (a) one click

More information

DIGITAL FUNDAMENTALS

DIGITAL FUNDAMENTALS DIGITAL FUNDAMENTALS A SYSTEMS APPROACH THOMAS L. FLOYD PEARSON Boston Columbus Indianapolis New York San Francisco Upper Saddle River Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal

More information

Logic. Q100 Logic portfolio Continuing to lead the way in automotive logic

Logic. Q100 Logic portfolio Continuing to lead the way in automotive logic Logic Q100 Logic portfolio Continuing to lead the way in automotive logic 2 Q100 Logic portfolio The operating environment of automobile semiconductor components is much more hostile than that of semiconductors

More information

Contents Circuits... 1

Contents Circuits... 1 Contents Circuits... 1 Categories of Circuits... 1 Description of the operations of circuits... 2 Classification of Combinational Logic... 2 1. Adder... 3 2. Decoder:... 3 Memory Address Decoder... 5 Encoder...

More information

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology

Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Tribhuvan University Institute of Science and Technology Bachelor of Science in Computer Science and Information Technology Course Title: Digital Logic Full Marks: 60 + 0 + 0 Course No.: CSC Pass Marks:

More information

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE NORTHWESTERN UNIVERSITY TECHNOLOGICL INSTITUTE ECE 270 Experiment #8 DIGITL CIRCUITS Prelab 1. Draw the truth table for the S-R Flip-Flop as shown in the textbook. Draw the truth table for Figure 7. 2.

More information

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO

Date: Author: New: Revision: x SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO ELN TWO SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE Course Title: DIGITAL ELECTRONICS Code No.: ELN 107-5 Program: ELECTRICAL/ELECTRONIC TECHNICIAN Semester: TWO Date: AUGUST

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

Sequential Logic Basics

Sequential Logic Basics Sequential Logic Basics Unlike Combinational Logic circuits that change state depending upon the actual signals being applied to their inputs at that time, Sequential Logic circuits have some form of inherent

More information

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1 DAY MODU LE TOPIC QUESTIONS Day 1 Day 2 Day 3 Day 4 I Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation Phase Shift Wein Bridge oscillators.

More information

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No. 6.1.2 Sample Test Papers: Sample Test Paper 1 Roll No. Institute Name: Course Code: EJ/EN/ET/EX/EV/IC/IE/IS/MU/DE/ED/ET/IU Subject: Principles of Digital Techniques Marks: 25 1 Hour 1. All questions are

More information

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 2065 Computer Science and Information Technology (CSc. 151) Pass Marks: 24 Time: 3 hours. Candidates are required to give their answers in their own words as for as practicable. Attempt any TWO questions:

More information

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) 1 TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC) Q.1 The flip-flip circuit is. a) Unstable b) multistable c) Monostable d) bitable Q.2 A digital counter consists of a group of a) Flip-flop b) half adders c)

More information

TYPICAL QUESTIONS & ANSWERS

TYPICAL QUESTIONS & ANSWERS DIGITALS ELECTRONICS TYPICAL QUESTIONS & ANSWERS OBJECTIVE TYPE QUESTIONS Each Question carries 2 marks. Choose correct or the best alternative in the following: Q.1 The NAND gate output will be low if

More information

WINTER 14 EXAMINATION

WINTER 14 EXAMINATION Subject Code: 17320 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

More information

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops Objective Construct a two-bit binary decoder. Study multiplexers (MUX) and demultiplexers (DEMUX). Construct an RS flip-flop from discrete gates.

More information

Chapter 8 Functions of Combinational Logic

Chapter 8 Functions of Combinational Logic ETEC 23 Programmable Logic Devices Chapter 8 Functions of Combinational Logic Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Basic Adders

More information

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions.

I B.SC (INFORMATION TECHNOLOGY) [ ] Semester II CORE : DIGITAL COMPUTER FUNDAMENTALS - 212B Multiple Choice Questions. Dr.G.R.Damodaran College of Science (Autonomous, affiliated to the Bharathiar University, recognized by the UGC)Re-accredited at the 'A' Grade Level by the NAAC and ISO 9001:2008 Certified CRISL rated

More information

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, Solution to Digital Logic -2067 Solution to digital logic 2067 1.)What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it, A Magnitude comparator is a combinational

More information

Chapter 9 MSI Logic Circuits

Chapter 9 MSI Logic Circuits Chapter 9 MSI Logic Circuits Chapter 9 Objectives Selected areas covered in this chapter: Analyzing/using decoders & encoders in circuits. Advantages and disadvantages of LEDs and LCDs. Observation/analysis

More information

Digital Circuits I and II Nov. 17, 1999

Digital Circuits I and II Nov. 17, 1999 Physics 623 Digital Circuits I and II Nov. 17, 1999 Digital Circuits I 1 Purpose To introduce the basic principles of digital circuitry. To understand the small signal response of various gates and circuits

More information

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur SEQUENTIAL LOGIC Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur www.satish0402.weebly.com OSCILLATORS Oscillators is an amplifier which derives its input from output. Oscillators

More information

[2 credit course- 3 hours per week]

[2 credit course- 3 hours per week] Syllabus of Applied Electronics for F Y B Sc Semester- 1 (With effect from June 2012) PAPER I: Components and Devices [2 credit course- 3 hours per week] Unit- I : CIRCUIT THEORY [10 Hrs] Introduction;

More information

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS)

DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) DIGITAL SYSTEM DESIGN UNIT I (2 MARKS) 1. Convert Binary number (111101100) 2 to Octal equivalent. 2. Convert Binary (1101100010011011) 2 to Hexadecimal equivalent. 3. Simplify the following Boolean function

More information

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM

SAULT COLLEGE OF APPLIED ARTS & TECHNOLOGY SAULT STE. MARIE, ONTARIO LOGIC & SWITCHING CIRCUITS NON-SEMESTERED TECHNICIAN PROGRAM SAULT COLLEGE OF APPLED ARTS & TECHNOLOGY SAULT STE. MARE, ONTARO COURSE OUTLNE Course Title: LOGC & SWTCHNG CRCUTS Code No.: ELN 207 Program: Semester: Date: Author: NON-SEMESTERED TECHNCAN PROGRAM THREE

More information

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic

TIME SCHEDULE. MODULE TOPICS PERIODS 1 Number system & Boolean algebra 17 Test I 1 2 Logic families &Combinational logic COURSE TITLE : DIGITAL INSTRUMENTS PRINCIPLE COURSE CODE : 3075 COURSE CATEGORY : B PERIODS/WEEK : 4 PERIODS/SEMESTER : 72 CREDITS : 4 TIME SCHEDULE MODULE TOPICS PERIODS 1 Number system & Boolean algebra

More information

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot [Sem.III & IV] S.Lot. - 1 - [Sem.III & IV] S.Lot. - 2 - [Sem.III & IV] S.Lot. - 3 - Syllabus B.Sc. ( Instrumentation Practice ) Second Year ( Third and Forth Semester ) ( Effective from June 2014 ) [Sem.III

More information

VU Mobile Powered by S NO Group

VU Mobile Powered by S NO Group Question No: 1 ( Marks: 1 ) - Please choose one A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register.

More information

Rangkaian Sekuensial. Flip-flop

Rangkaian Sekuensial. Flip-flop Rangkaian Sekuensial Rangkaian Sekuensial Flip-flop Combinational versus Sequential Functions Logic functions are categorized as being either combinational (sometimes referred to as combinatorial) or sequential.

More information

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201)

DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) DepartmentofElectronicEngineering NEDUniversity ofengineering &Technology LABORATORY WORKBOOK DIGITAL LOGIC DESIGN (TC-201) Instructor Name: Student Name: Roll Number: Semester: Batch: Year: Department:

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours Aim To investigate the basic digital circuit building blocks constructed from combinatorial logic or dedicated Integrated

More information

Minnesota State College Southeast

Minnesota State College Southeast ELEC 2211: Digital Electronics II A. COURSE DESCRIPTION Credits: 4 Lecture Hours/Week: 2 Lab Hours/Week: 4 OJT Hours/Week: *.* Prerequisites: None Corequisites: None MnTC Goals: None Minnesota State College

More information

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Logic Devices for Interfacing, The 8085 MPU Lecture 4 Logic Devices for Interfacing, The 8085 MPU Lecture 4 1 Logic Devices for Interfacing Tri-State devices Buffer Bidirectional Buffer Decoder Encoder D Flip Flop :Latch and Clocked 2 Tri-state Logic Outputs

More information

LED BASED SNAKE GAME

LED BASED SNAKE GAME LED BASED SNAKE GAME Group 14 1 NAME ROLL NO MAJOR Muhammad Shoaib Hassan 14100005 Electrical Engineering Syed Muhammad Ali 14100167 Electrical Engineering Muhammad Ali Gulzar 14100017 Computer Science

More information

Analogue Versus Digital [5 M]

Analogue Versus Digital [5 M] Q.1 a. Analogue Versus Digital [5 M] There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways,

More information

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Find the equivalent decimal value for the given value Other number system to decimal ( Sample) VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI 65 009 Department of Information Technology Model Exam-II-Question bank PART A (Answer for all Questions) (8 X = 6) K CO Marks Find the equivalent

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Chapter 2. Digital Circuits

Chapter 2. Digital Circuits Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217

More information

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st Lesson Plan Name of the Faculty : Priyanka Nain Discipline: Electronics & Communication Engg. Semester:5th Subject:DEMP Lesson Plan Duration: 15 Weeks Work Load(Lecture/Practical) per week (In Hours):

More information

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053

R13 SET - 1 '' ''' '' ' '''' Code No: RT21053 SET - 1 1. a) What are the characteristics of 2 s complement numbers? b) State the purpose of reducing the switching functions to minimal form. c) Define half adder. d) What are the basic operations in

More information

Physics 323. Experiment # 10 - Digital Circuits

Physics 323. Experiment # 10 - Digital Circuits Physics 323 Experiment # 10 - Digital Circuits Purpose This is a brief introduction to digital (logic) circuits using both combinational and sequential logic. The basic building blocks will be the Transistor

More information

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL EC6302-DIGITAL ELECTRONICS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated by the alphabets

More information

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001 Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/11/2001 Objectives Recognize the various IEEE/ANSI flip-flop symbols. Use state transition diagrams to describe counter operation. Use flip-flops in

More information

Logic Product Catalog

Logic Product Catalog Logic Product Catalog July 2002 Analog Discrete Interface & Logic Optoelectronics Across the board. Around the world. Logic Literature Table of Contents Description Literature # Advanced Logic Products

More information

ME 515 Mechatronics. Introduction to Digital Electronics

ME 515 Mechatronics. Introduction to Digital Electronics ME 55 Mechatronics /5/26 ME 55 Mechatronics Digital Electronics Asanga Ratnaweera Department of Faculty of Engineering University of Peradeniya Tel: 8239 (3627) Email: asangar@pdn.ac.lk Introduction to

More information

North Shore Community College

North Shore Community College North Shore Community College Course Number: IEL217 Section: MAL Course Name: Digital Electronics 1 Semester: Credit: 4 Hours: Three hours of Lecture, Two hours Laboratory per week Thursdays 8:00am (See

More information

DIGITAL ELECTRONICS MCQs

DIGITAL ELECTRONICS MCQs DIGITAL ELECTRONICS MCQs 1. A 8-bit serial in / parallel out shift register contains the value 8, clock signal(s) will be required to shift the value completely out of the register. A. 1 B. 2 C. 4 D. 8

More information

EKT 121/4 ELEKTRONIK DIGIT 1

EKT 121/4 ELEKTRONIK DIGIT 1 EKT 121/4 ELEKTRONIK DIGIT 1 Kolej Universiti Kejuruteraan Utara Malaysia Bistable Storage Devices and Related Devices Introduction Latches and flip-flops are the basic single-bit memory elements used

More information

Operating Manual Ver.1.1

Operating Manual Ver.1.1 Event Counter Operating Manual Ver.1.1 An ISO 9001 : 2000 company 94-101, Electronic Complex Pardesipura, Indore- 452010, India Tel : 91-731- 2570301/02, 4211100 Fax: 91-731- 2555643 e mail : info@scientech.bz

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) Subject Code: 17320 Model Answer Page 1 of 32 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the Model answer scheme. 2) The model

More information

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A

R13. II B. Tech I Semester Regular Examinations, Jan DIGITAL LOGIC DESIGN (Com. to CSE, IT) PART-A SET - 1 Note: Question Paper consists of two parts (Part-A and Part-B) Answer ALL the question in Part-A Answer any THREE Questions from Part-B a) What are the characteristics of 2 s complement numbers?

More information

Registers and Counters

Registers and Counters Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of

More information

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual

University of Victoria. Department of Electrical and Computer Engineering. CENG 290 Digital Design I Lab Manual University of Victoria Department of Electrical and Computer Engineering CENG 290 Digital Design I Lab Manual INDEX Introduction to the labs Lab1: Digital Instrumentation Lab2: Basic Digital Components

More information

MODULE 3. Combinational & Sequential logic

MODULE 3. Combinational & Sequential logic MODULE 3 Combinational & Sequential logic Combinational Logic Introduction Logic circuit may be classified into two categories. Combinational logic circuits 2. Sequential logic circuits A combinational

More information

Microprocessor Design

Microprocessor Design Microprocessor Design Principles and Practices With VHDL Enoch O. Hwang Brooks / Cole 2004 To my wife and children Windy, Jonathan and Michelle Contents 1. Designing a Microprocessor... 2 1.1 Overview

More information

IT T35 Digital system desigm y - ii /s - iii

IT T35 Digital system desigm y - ii /s - iii UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters

More information

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW QUICK GUIDE http://www.tutorialspoint.com/computer_logical_organization/computer_logical_organization_quick_guide.htm COMPUTER LOGICAL ORGANIZATION - OVERVIEW Copyright tutorialspoint.com In the modern

More information

Department of Computer Science and Engineering Question Bank- Even Semester:

Department of Computer Science and Engineering Question Bank- Even Semester: Department of Computer Science and Engineering Question Bank- Even Semester: 2014-2015 CS6201& DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common to IT & CSE, Regulation 2013) UNIT-I 1. Convert the following

More information

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays Today 3/8/ Lecture 8 Sequential Logic, Clocks, and Displays Flip Flops and Ripple Counters One Shots and Timers LED Displays, Decoders, and Drivers Homework XXXX Reading H&H sections on sequential logic

More information

Engineering College. Electrical Engineering Department. Digital Electronics Lab

Engineering College. Electrical Engineering Department. Digital Electronics Lab Engineering College Electrical Engineering Department Digital Electronics Lab Prepared by: Dr. Samer Mayaleh Eng. Nuha Odeh 2009/2010-1 - CONTENTS Experiment Name Page 1- Measurement of Basic Logic Gates

More information

Helping Material of CS302

Helping Material of CS302 ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital circuit which forms the sum and carry of

More information

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. 1 ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE :

More information

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and

More information

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

CSE115: Digital Design Lecture 23: Latches & Flip-Flops Faculty of Engineering CSE115: Digital Design Lecture 23: Latches & Flip-Flops Sections 7.1-7.2 Suggested Reading A Generic Digital Processor Building Blocks for Digital Architectures INPUT - OUTPUT Interconnect:

More information

S.K.P. Engineering College, Tiruvannamalai UNIT I

S.K.P. Engineering College, Tiruvannamalai UNIT I UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Part - A Questions 1. Convert the hexadecimal number E3FA to binary.( Nov 2007) E3FA 16 Hexadecimal E 3 F A 11102 00112 11112 10102 So the equivalent binary

More information

Registers and Counters

Registers and Counters Registers and Counters Clocked sequential circuit = F/Fs and combinational gates Register Group of flip-flops (share a common clock and capable of storing one bit of information) Consist of a group of

More information

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION Spring 2012 Question No: 1 ( Marks: 1 ) - Please choose one A SOP expression is equal to 1

More information

Chapter 3: Sequential Logic Systems

Chapter 3: Sequential Logic Systems Chapter 3: Sequential Logic Systems 1. The S-R Latch Learning Objectives: At the end of this topic you should be able to: design a Set-Reset latch based on NAND gates; complete a sequential truth table

More information

16 Stage Bi-Directional LED Sequencer

16 Stage Bi-Directional LED Sequencer 16 Stage Bi-Directional LED Sequencer The bi-directional sequencer uses a 4 bit binary up/down counter (CD4516) and two "1 of 8 line decoders" (74HC138 or 74HCT138) to generate the popular "Night Rider"

More information

Introduction. Serial In - Serial Out Shift Registers (SISO)

Introduction. Serial In - Serial Out Shift Registers (SISO) Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes

More information

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory RPI Rensselaer Polytechnic Institute Computer Hardware Design ECSE 4770 Report Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory Name: Walter Dearing Group: Brad Stephenson David Bang

More information

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy

Nirma University Institute of Technology. Electronics and Communication Engineering Department. Course Policy Nirma University Institute of Technology Electronics and Communication Engineering Department Course Policy B. Tech Semester - III Academic Year: 2017 Course Code & Name : Credit Details : L T P C 4 2

More information

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7).

CS6201 UNIT I PART-A. Develop or build the following Boolean function with NAND gate F(x,y,z)=(1,2,3,5,7). VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603203 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Academic Year: 2015-16 BANK - EVEN SEMESTER UNIT I PART-A 1 Find the octal equivalent of hexadecimal

More information

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS CEE 2800 Basic Logic Gates using TTL IC's (7 in 1) To verify the truth table For TTL AND, OR. NOT, NAND,NOR, EX-OR, & EX-NOR Gates. Instrument comprises

More information

WINTER 15 EXAMINATION Model Answer

WINTER 15 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Logic Design Viva Question Bank Compiled By Channveer Patil

Logic Design Viva Question Bank Compiled By Channveer Patil Logic Design Viva Question Bank Compiled By Channveer Patil Title of the Practical: Verify the truth table of logic gates AND, OR, NOT, NAND and NOR gates/ Design Basic Gates Using NAND/NOR gates. Q.1

More information

AIM: To study and verify the truth table of logic gates

AIM: To study and verify the truth table of logic gates EXPERIMENT: 1- LOGIC GATES AIM: To study and verify the truth table of logic gates LEARNING OBJECTIVE: Identify various Logic gates and their output. COMPONENTS REQUIRED: KL-31001 Digital Logic Lab( Main

More information

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering

Semester III. Subject Name: Digital Electronics. Subject Code: 09CT0301. Diploma Branches in which this subject is offered: Computer Engineering Semester III Subject Name: Digital Electronics Subject Code: 09CT0301 Diploma Branches in which this subject is offered: Objective: The subject aims to prepare the students, To understand the basic of

More information

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab VeriLab An introductory lab for using Verilog in digital design (first draft) VeriLab An introductory lab for using Verilog in digital design Verilog is a hardware description language useful for designing

More information

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE) TWO MARK QUESTIONS &ANSWERS CS 1202: ELECTRONIC CIRCUITS

More information

St. MARTIN S ENGINEERING COLLEGE

St. MARTIN S ENGINEERING COLLEGE St. MARTIN S ENGINEERING COLLEGE Dhulapally, Kompally, Secunderabad-500014. Branch Year&Sem Subject Name : Electronics and Communication Engineering : II B. Tech I Semester : SWITCHING THEORY AND LOGIC

More information

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Spring 2011 Microprocessors B Course Project (30% of your course Grade) Course Project guidelines Spring 2011 Microprocessors B 17.384 Course Project (30% of your course Grade) Overall Guidelines Design a fairly complex system that contains at least one microcontroller (the

More information

Subject : EE6301 DIGITAL LOGIC CIRCUITS

Subject : EE6301 DIGITAL LOGIC CIRCUITS QUESTION BANK Programme : BE Subject : Semester / Branch : III/EEE UNIT 1 NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES Review of number systems, binary codes, error detection and correction codes (Parity

More information

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \ Sequential Logic Analysis and Synthesis Joseph Cavahagh Santa Clara University r & Francis TaylonSi Francis Group, Boca.Raton London New York \ CRC is an imprint of the Taylor & Francis Group, an informa

More information

Chapter 5 Flip-Flops and Related Devices

Chapter 5 Flip-Flops and Related Devices Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Latches, Flip-Flops, and Timers Chapter 6 Traffic Signal Control Traffic Signal Control: State Diagram Traffic Signal Control: Block Diagram Traffic Signal Control:

More information

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte.

CS302 Glossary. address : The location of a given storage cell or group of cells in a memory; a unique memory location containing one byte. CS302 Glossary ABEL Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder A digital circuit which forms the sum and

More information

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters The Islamic University of Gaza Engineering Faculty Department of Computer Engineering Spring 2018 ECOM 2022 Khaleel I. Shaheen Sequential Digital Design Laboratory Manual Experiment #7 Counters Objectives

More information

Data Sheet. Electronic displays

Data Sheet. Electronic displays Data Pack F Issued November 0 029629 Data Sheet Electronic displays Three types of display are available; each has differences as far as the display appearance, operation and electrical characteristics

More information

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd

Half-Adders. Ch.5 Summary. Chapter 5. Thomas L. Floyd Digital Fundamentals: A Systems Approach Functions of Combinational Logic Chapter 5 Half-Adders Basic rules of binary addition are performed by a half adder, which accepts two binary inputs (A and B) and

More information

DIGITAL CIRCUIT COMBINATORIAL LOGIC

DIGITAL CIRCUIT COMBINATORIAL LOGIC DIGITAL CIRCUIT COMBINATORIAL LOGIC Logic levels: one zero true false high low CMOS logic levels: 1 => 0.7 V DD 0.4 V DD = noise margin 0 =< 0.3 V DD Positive logic: high = 1 = true low = 0 = false Negative

More information