Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing

Size: px
Start display at page:

Download "Energy-Efficient FPGA-Based Parallel Quasi-Stochastic Computing"

Transcription

1 Article Eergy-Efficiet FPGA-Based Parallel Quasi-Stochastic Computig Ramu Seva, Prashathi Metku * ad Misu Choi Departmet of Computer Egieerig, Missouri Uiversity of Sciece & Techology, 4 Emerso Electric Co Hall, 30 W 6th St, Rolla, MO, , USA; rs2k6@mstedu (RS); choim@mstedu (MC) * Correspodece: pmcc@mstedu; Tel: Received: 6 September 207 ; Accepted: 3 November 207; Published: 7 November 207 Abstract: The high performace of FPGA (Field Programmable Gate Array) i image processig applicatios is justified by its flexible recofigurability, its iheret parallel ature ad the availability of a large amout of iteral memories Lately, the Stochastic Computig (SC) paradigm has bee foud to be sigificatly advatageous i certai applicatio domais icludig image processig because of its lower hardware complexity ad power cosumptio However, its viability is deemed to be limited due to its serial bitstream processig ad excessive ru-time requiremet for covergece To address these issues, a ovel approach is proposed i this work where a eergy-efficiet implemetatio of SC is accomplished by itroducig fast-covergig Quasi-Stochastic Number Geerators (QSNGs) ad parallel stochastic bitstream processig, which are well suited to leverage FPGA s recofigurability ad abudat iteral memory resources the proposed approach has bee tested o the Virtex-4 FPGA, ad results have bee compared with the serial ad parallel implemetatios of covetioal stochastic computatio usig the well-kow SC edge detectio ad multiplicatio circuits Results prove that by usig this approach, executio time, as well as the power cosumptio are decreased by a factor of 35 ad 45 for the edge detectio circuit ad multiplicatio circuit, respectively Keywords: stochastic computig; FPGA; edge detectio; quasi-stochastic umber geerator; recofigurability Itroductio Stochastic Computig (SC) is a alterative computig style, which has recetly prove to be advatageous i image processig applicatios, because of its potetial area ad power beefits compared to biary implemetatios the performace beefits of the parallel implemetatio of a stochastic circuit usig FPGAs for a image processig applicatio has ot bee aalyzed i the prior literature Takig advatage of the parallel implemetatio of stochastic circuits is possible by usig the distributed memory elemets of FPGAs New Stochastic Number Geerators (SNGs) are desiged to utilize quasi-radom umbers, makig use of the distributed memory elemets i this paper While it is possible to use Liear Feedback Shift Registers (LFSRs) as radom umber geerators i SNGs, makig use of Low-Discrepacy Sequeces (LDS) or quasi-radom umbers is advatageous, because they do ot suffer from radom fluctuatios ad coverge faster [] Though the desig alterative selected here is certaily ot ew [2], this paper maily focuses o the possibility of parallel stochastic computatio for image processig applicatios usig FPGAs the mai cotributios of this paper are as follows: Reductio of the radom fluctuatio errors preset i the traditioal pseudo-radom umbers by adoptig a ew way of costructig SNGs by usig the Look-Up Table (LUT)-based approach ad Low-Discrepacy (LD) sub-radom sequeces J Low Power Electro Appl 207, 7, 29; doi:03390/jlpea wwwmdpicom/joural/jlpea

2 J Low Power Electro Appl 207, 7, 29 2 of 5 2 Reductio i the power cosumed as compared to a covetioal SC ad a successful parallel implemetatio to decrease the executio time 2 Backgroud SC has its roots i the 960s, ad it is used for probability represetatio usig digital bit streams [3,4] SC has bee successfully applied to may applicatios like image processig, eural etworks, LDPCcodes, factor graphs, fault-tree aalysis ad i filters [5 0] However, the extesive use of stochastic computatio is still limited, because of its log ru-time ad iaccuracy Recet improvemets have maily focused o improvig the accuracy ad performace of the stochastic circuits by sharig cosecutive bit streams, sharig the stochastic umber geerators, usig true radom geerators, exploitig the correlatio ad usig the spectral trasform approach for stochastic circuit sythesis [ 7] This paper also explores ew methods to improve the accuracy ad performace of stochastic circuits Figure shows the basic SC circuits the fuctio implemeted by these circuits varies with the umber iterpretatios, ie, uipolar, bipolar or iverted bipolar (UP, BP, IBP), where uipolar format is used to represet real umber x i the rage of [0, ], bipolar is used to represet real umber x betwee [, ] ad IBP is the iverted bipolar format, which is a iversio of BP ragig from [, ], where the Boolea values zero ad oe i the Stochastic Number (SN) represet oe ad, respectively, rather tha ad oe i the case of the BP format Oe ca refer to [3] for more details o differet SN formats Figure Basic circuits used i stochastic computatio [8] UP, uipolar; BP, bipolar I SC, a probability value is represeted by a biary bit stream of zeroes ad oes with specific legth L To represet a probability value of 05, half of the bits i the bit stream of legth L are represeted by oes For example, if 05 is to be represeted by a bit stream of 0 bits, the the bit stream is oe way of represetig it the represetatio of a probability value i SC is ot uique, ad ot all real umber s i the iterval [0, ] ca be exactly represeted for a

3 J Low Power Electro Appl 207, 7, 29 3 of 5 fixed value of L Aother cosiderably importat factor whe represetig a stochastic umber is the depedecy or correlatio betwee the iputs [9] this is a importat iheret ature of stochastic circuits that limits their performace over certai applicatios whe compared to covetioal biary implemetatios [20] Figure 2 shows two examples where iaccurate results are caused by correlated iputs i the multiplicatio circuit This correlatio comes from the SNGs, where the SNs geerated by SNGs happeed to have the same set of sequeces of oes ad zeros or have some relatio amog them as show i Figure 2 This causes iaccuracy i the output geerated, so SNGs are always chose i such a way that they produce ucorrelated SNs LFSRs are kow to be best-suited for SC ad have bee used for umber geeratio i may SC desigs [2] However, the mai disadvatages are the umber of SNGs must be higher (ie, for every idepedet iput, the umber of SNGs used icreases by oe) for ucorrelated iputs ad eed a loger time to operate for accurate ad efficiet SC [9] x y (/2) (/2) (/2) Z* x = y (a) x y (/2) (/2) (0) Z* x = y (b) Figure 2 (a) Correlatio effect i a ad gate (multiplier circuit i Stochastic Computig (SC)) whe both bit streams are the same; (b) correlatio effect whe both bit streams are iverse of each other Whe the circuit size, power ad computatio time of SC are cosidered, the mai cotributios for these factors to vary sigificatly are the SNGs the umber of SNGs is proportioal to the area of a stochastic circuit, cotributig to about 80% of the circuit area the power cosumed by SC maily depeds o the umber of clock cycles the circuit uses for computatio, which i tur, depeds o the SNG properties the computatio time ca be limited by SNGs due to their iheret properties such as radom umber fluctuatios the computatio time icreases expoetially with the liear icrease i accuracy, hece the eed to address basic questios such as: What is the miimum umber of clock cycles eeded to ru, so the probability value is represeted correctly? What is the effect of radom oise fluctuatios i a sequece of stochastic operatios? Aswers to these questios may help i decreasig the computatio time drastically SC has aother disadvatage over the biary implemetatio as all the operatios i the SC are sigle staged; therefore, covetioal techiques such as pipeliig to improve the throughput caot be applied [8] This paper is orgaized as follows Sectio 3 gives the backgroud of the LD sequeces ad LUT-based method implemeted Sectio 4 discusses the parallel implemetatio of SNGs ad the differet stages used i the parallel implemetatio of SNGs for parallel stochastic computig Sectio 5 discusses the simulatio results comparig the proposed SNG with the pseudo-radom umber geerators (LFSRs) a aalysis of the covergece rate of the proposed SNG with that of the LFSR is give A discussio of the applicatio of the proposed serial ad parallel SNG i edge detectio ad the multiplicatio circuit ad the specificatio of the advatages over the LFSR implemetatio is give Fially, Sectio 6 provides the coclusio

4 J Low Power Electro Appl 207, 7, 29 4 of 5 3 Proposed LUT-Based Method for LD Sequece Geeratio I the proposed approach, SNGs are desiged to leverage LUTs, which are the distributed memory elemets of the FPGAs the primary focuses of this paper are o decreasig the power cosumed, improvig the accuracy, reducig the umber of radom fluctuatios ad reducig the executio time by parallel implemetatio usig the proposed LUT-based Quasi-SNG (QSNG) FPGAs are the target hardware implemeted i this desig for their abudat availability of LUTs ad their iheret parallel ature Amog various applicatios, LUTs are used i digital sigal processig algorithms, where multiplicatio is doe with a fixed set of coefficiets that are already pre-computed ad stored i the LUT, so they ca be used without computig them each time [22] The same cocept is used i this paper, where pre-computed fixed directio vectors are multiplied with a biary umber to get the desired sequece the LUT-based method is used to develop stochastic bit umbers by usig Quasi-Mote Carlo (QMC) methods [23] the LD sequeces i the literature are used to develop these stochastic umbers the mai advatage gaied over the use of LFSRs is that LD sequeces do ot suffer from radom fluctuatios as the zeros ad oes are uiformly spaced [2] this is ulike LFSRs, where the zero ad oes are o-uiformly spaced the idea behid the LD sequeces is to let the fractio of the poits withi ay subset of [0, ) be as close as possible, such that the low-discrepacy poits will spread over [0, ) as uiformly as possible, reducig gaps ad clusterig poits Figure 3 shows the compariso of pseudo-radom poits (LFSR implemetatio) ad LD poits (Sobol sequece) i the uit square LD poits shows eve ad uiform coverage of the area of iterest as show ad are to coverge faster whe applied to SC Figure 3 Distributio of pseudo-radom poits (top) ad Low-Discrepacy (LD) poits (bottom) i the uit square [24] The widely-used sequeces that fall uder the LD sequece category are the Halto sequece, Sobol sequece, Faure sequece ad Niederreiter sequece [23,25,26] Geeratig these sequeces is usually software based because the hardware implemetatio of all these sequeces is ot suited for SC due to their complexity i costructio [2] this disadvatage of LD sequeces is mitigated fully by the proposed LUT-based approach the mai differece i geeratig the LD sequeces lies i the costructio of their directio vectors [23] Each sequece has a specific type of algorithm to compute these, ad the uiformity of the sequece depeds o the way these directio vectors are computed I this paper, LUT-based SNGs were desiged usig three LD sequeces icludig Halto, Sobol ad Niederreiter the digital method was chose to desig these sequeces, restrictig the base value to biary base two For a detailed explaatio about the sequeces metioed above, refer to [23] The geeral structure used for geeratio of the LD sequece usig biary base two is as show i Figure 4 It cotais RAM to store the directio vectors, a multiplicatio circuit ad bit-wise XOR gates I the multiplicatio circuit, every bit from the couter output is multiplied by each -bit directio

5 J Low Power Electro Appl 207, 7, 29 5 of 5 vector, stored i the RAM, to geerate -bit itermediate directio vectors These -bit itermediate directio vectors are the bit-wise XORed (ie, modulo-two additio) to geerate a -bit LD sequece LUT s cotaiig Pre- Computed Directio Vector s V X V 2 V X X L Bit-wise XOR -bit LD sequece X - X X 2 X -bit Biary Couter Figure 4 Basic block diagram of the proposed Quasi-Stochastic Number Geerator (QSNG) This ca be expressed by usig a mathematical expressio as show i the equatio below [23]: N = x ( ) V x 2 ( ) V 2, () where deotes biary additio or XOR operatio, x ( )x 2 ( ) is the biary represetatio of (N ), V, V 2, V represets the directio vectors ad N represets the N-th umber i the respective LD sequece; for example N = 8 represets the eighth umber i a Sobol sequece, which is computed by usig directio vectors ad a -bit couter, whe Sobol sequece directio vectors are used [23] Sobol ad Niederreiter sequeces belog to the geeral class of digital sequeces, ad their LD sequece geeratio ca be expressed by the above digital method [25,27] the Halto sequeces belog to the simplest form of LD sequeces, ad their costructio does ot have a geeral form as metioed above i Equatio () I the above Equatio (), V, V 2, V are called the directio vectors ad are defied as the costat values that have to be multiplied with the couter output to geerate the desired LD sequece as show i Figure 4 These values do ot chage throughout the operatio of the circuit; hece, for the geeratio of Halto LD sequeces, defiig the directio vectors to fit ito the above equatio of the geeral digital method of LD sequece is ecessary to geeralize the hardware structure for the LD sequeces metioed i the paper Halto sequeces are defied as the geeralized form of va der Corput sequeces, which use a distict prime base for every dimesio The k th Halto poit H(k) is defied as H(k) = a i (k )b i [26] Upo closer ispectio of the summatio, we defie a i (k ) to i=0 be othig, but the base b represetatio of k, ad b i is the base b term, which has to be multiplied with a i (k ) for the geeratio of each sequece depedig o the value of k the term b i is a costat term, ad the value does ot chage with the chage i the value of k; hece, these terms are defied as directio vectors ad fit ito the geeral form represeted above to geerate a LD sequece by choosig the base b = 2 Sobol ad Niederreiter sequeces have specific algorithms to calculate the directio vectors that fit ito Equatio () to geerate the LD sequece I this paper, algorithms reported i papers [25] ad [23] are used to pre-calculate directio vectors a importat poit to ote i this implemetatio is that the umber of sequeces geerated is limited by usig oly R base b directio vectors of R bits, which are capable of represetig a value of b R i base b [23] For example, to geerate a stochastic bit legth of 256, the geeratio of oly iitial 256 LD sequeces is required For this process, eight-bit legth directio vectors, which are capable of geeratig a eight-bit legth LD sequece every clock cycle, are eeded the maximum value they

6 J Low Power Electro Appl 207, 7, 29 6 of 5 ca represet is b 8 = 255, limitig the size of the couter For the above 256 iitial sequeces, a eight-bit couter is eeded to cout from zero to 255 After geeratio, the LD sequece umbers are set to the comparator where they are compared with the iput value to geerate a equivalet stochastic umber the size of the proposed SNG depeds o the stochastic bit legth L of the circuit, as well as the umber of iputs to the stochastic circuit For a stochastic bit legth of 256, it is ecessary to use a eight-bit biary couter ad a memory space of 64 bits to store eight directio vectors each of a eight-bit legth Idepedet stochastic iputs require differet directio vectors; as the umber of idepedet stochastic iputs icreases, the memory space required to store these directio vectors icreases LUT-based SNGs were implemeted for 256-, 52-, 024- ad 2048-bit legths o the Xilix Virtex 4-SFFPGA (XC4VLX5) device ad sythesized usig the Xilix ISE tool I this paper, a geeral form of implemetatio was preseted, ad further optimizatio of the circuit has bee left for a future study Table 2 clearly shows that the LD sequece geerators make use of more hardware whe compared to the LFSRs, but the covergece ad the accuracy obtaied from LD sequeces are superior eough to justify this extra hardware utilizatio (explaied i the followig sectios) 4 Parallel Implemetatio of Proposed SNGs for SC The proposed parallel implemetatio of the SNGs was desiged to geerate LD sequece umbers i parallel These LD sequece umbers geerated i parallel were used to geerate stochastic bits i parallel These stochastic umbers, geerated i parallel, are termed as Stochastic Bit Vectors (SBVs), ad the parallel processig used to geerate the sequece is termed as Stochastic Bit Matrix (SBM) processig Cosider a 256-bit legth stochastic bit matrix, this desig geerates p iitial bits every clock cycle of the SBM, istead of geeratig oe bit of the SBM this is show i a vector form i Figure 5, which shows that for oe stochastic bit geeratio usig a sigle SBM Processig Uit (SBMPU), 256 clock cycles are eeded to geerate a 256-bit legth SBM By duplicatig p SBMPUs i parallel, it is also possible to geerate p stochastic bits of the SBM i just oe clock cycle Hece, 256/p clock cycles are eeded for geeratig a 256-bit legth, thus savig the executio time of the operatio as p icreases 256 bit-legth stream [ ] x256 SBMPU Parallel stochastic bit matrix processig SBMPU SBMPU SBMPU [ ]px256/p Figure 5 Parallel stochastic bit matrix processig SBMPU, Stochastic Bit Matrix Processig Uit

7 J Low Power Electro Appl 207, 7, 29 7 of 5 The structure of the parallel implemetatio of the circuit is show i Figure 6 the parallel implemetatio of the proposed SNGs is doe i three stages the first stage is where the LD sequece umbers are geerated i parallel the secod stage is where the stochastic bit streams are geerated i parallel usig comparators ad set to the stochastic circuit for SC Fially, the third stage is where the stochastic output is coverted back to a biary output by coutig the umber of oes A combiatioal circuit is implemeted for the coversio of stochastic to biary umber by coutig the umber of oes i the SN by makig use of the Hammig weight couter priciple [28] Stage Stage 2 Stage 3 LD sequece geeratio p LD sequece to Stochastic coversio Stochastic Operatio p Stochastic to Biary Coversio Biary umber b 0 b b 2 b Clk Biary umber b 0 b b 2 b Clk Figure 6 Three stages of parallel implemetatio 4 First Stage The first iitial p LD sequece umbers are geerated i parallel depedig o the degree of parallelism the geeral structure of the implemetatio is as show i Figure 7 Here, the etire structure is ot duplicated, but the part of the SNG that geerates the LD sequece umber is duplicated to reduce the area overhead the degree of parallelism determies the amout of hardware utilized Couters, which follow a specific sequece of coutig, are used to implemet the SNGs i parallel For example, to geerate the first iitial eight sub-sequeces i parallel of a 256-bit stream legth, use eight eight-bit couters, which cout by eight the first couter follows the sequece 0, 8, 6, 32, ad the secod couter follows the sequece, 9, 7, 33 i the same way as the eighth couter follows the sequece 7, 5, 3 Therefore, i the first clock cycle, the eight couters hold the value from zero to seve, which meas that the first eight LD sequece umbers are geerated i parallel I the secod clock cycle, the couters are icremeted by oe to hold the value eight to 5, ad the ext eight LD sequece umbers are geerated These geerated sequeces are the set to the parallel comparator uits where they are compared with the iput probability value to geerate the stochastic bits i parallel this implemetatio geerates a sequece for a sigle iput i parallel For multiple iputs, differet directio vectors ca be used, while the circuit for the geeratio of the LD sequece is the same

8 J Low Power Electro Appl 207, 7, 29 8 of 5 LUT s cotaiig Pre-Computed Directio Vector s V V 2 V V V 2 V X X X X p+ X (-p)+ -bit Biary Couter X L Bit-wise XOR L L 2 L p Figure 7 First stage of LD sequece geeratio 42 Secod Stage The secod stage cosists of the geeratio of the stochastic bit stream ad the stochastic operatio For the geeratio of the stochastic bit stream, the LD sequeces geerated i parallel are set to the comparators, which are also i parallel, such that multiple sequeces are compared simultaeously to geerate a stochastic bit stream i parallel For example, to geerate eight-bits of the stochastic bit stream, use eight comparators where each sequece is compared with the biary probability value to geerate the first eight bits of the SN at the same time this is termed as eight-bit SBV geeratio usig a eight SBM processig i oe clock cycle by replicatig the SBM circuit eight times Similarly, to geerate 6 SBV s, 6 SBM processig is doe i oe clock cycle replicatig the SBM circuit 6 times The SBM processig circuit ivolves oly that part of the LD sequece geerator capable of geeratig the sequece (ie, the multiplicatio ad the bit-wise XOR structure) ad a LD sequece to the stochastic coversio uit (ie, comparator); the LUTs used are shared amog the parallel SBM processig uits as they are costat values that do ot chage durig the executio cycle the geerated stochastic bits by SBM processig are the set for computatio ad the to the stochastic to biary coversio stage for fial output See Figure 8 for the parallel structure of the stochastic bit stream geerators The umber of comparators used depeds o the degree of parallelism implemeted Hece, the degree of parallelism determies the hardware utilized

9 J Low Power Electro Appl 207, 7, 29 9 of 5 LD sequece umber L Biary Number b 0 b b 2 b 3 b A B < X LD sequece umber L 2 Biary Number b 0 b b 2 b 3 b A B < X 2 LD sequece umber L p Biary Number b 0 b b 2 b 3 b A B < X p Figure 8 Secod stag: LD to stochastic bit coversio 43 Third Stage The fial stage i a stochastic computatio is to create the biary output, which is geerated by usig STB coversio uits, which are comprised of a couter that couts the umber of oes i the stochastic bit-stream If the output stochastic bits geerated are eight bits per clock cycle, it is ecessary to cout the umber of oes i the iitial eight-bits withi oe clock cycle; this is ot possible by usig a sigle couter circuit with the same clock period I this paper, a STB coversio uit is used that coverts the parallel stochastic output ito a biary umber by usig simple adder circuits this circuit ca cout the umber of oes i a parallel bit stream by usig the Hammig weight couter priciple [28] the structure of the STB coversio uit for coutig the umber of oes i eight parallel stochastic bits of a 256-bit stream legth cosists of four half adders, two two-bit adders, a three-bit adder, a eight-bit register ad a four-bit adder a eight-bit register is used to store the previous cout value, ad it is updated every clock cycle with the ew value (ie, the umber of oes i the stochastic bit stream) To cout the umber of oes i 6 stochastic bits of a 256-bit stream legth, eight half adders, four two-bit adders, two three-bit adders, a eight-bit register ad a eight-bit adder are required Therefore, the size of the STB coversio uit icreases with the umber of parallel bits geerated the scalability issue of the STB coversio uit may ot be a major cocer as the proposed approach maily targets image processig applicatios where the word legth for may operatios is less tha 6 bits the ext sectio presets the simulatio results of both the parallel ad the serial implemetatio of the LUT-based LD sequece SNGs 5 Simulatio Results Simulatio results are comprised of both serial ad parallel implemetatio of the LUT-based LD sequece SNGs All the circuits have bee implemeted o a Xilix Virtex 4 SF FPGA (XC4VLX5) device ad sythesized usig the Xilix ISE 2 desig suite, with the miimum area ad power reductio as optimizatio goals the accuracy of the sequece geerator proposed i this work is compared with that of the pseudo-radom umber geerator (LFSR implemetatio) the results demostrate that the proposed SNG geerators have better covergece whe compared with LFSRs

10 J Low Power Electro Appl 207, 7, 29 0 of 5 the LUT-based SNGs are used i image processig ad arithmetic applicatio of SC (ie, edge detectio ad multiplicatio) to compare the results with the LFSR-based SNGs 5 Edge Detectio The proposed SNGs were tested with stochastic edge detectio circuit for eight-bit grayscale images ie, each pixel was represeted usig a stochastic bit-legth of 256 bits I this work, a edge detectio circuit has bee implemeted usig the stochastic circuit described i [5] as show i Figure g This circuit is implemeted based o Robert s cross algorithm the test images selected for implemetig the edge detectio algorithm are show i Figure 9 the pixel values of the images were extracted usig MATLAB ad were give as the eight-bit biary iput to the proposed SNGs the outputs from the proposed SNGs were give to the stochastic edge detectio circuit, ad the outputs extracted from the post sythesis simulatio results were processed i MATLAB To evaluate the covergece rate ad quality of the image geerated by the proposed SNGs, MAE (Mea Absolute Error) ad PSNR (Peak Sigal-to-Noise Ratio) were calculated for the output edge detected image every clock cycle, ad the results were compared to the output geerated by usig pseudo-radom umber geerators (LFSRs) (a) Camera-ma (b) Pepper (c) Baboo Figure 9 Test images for edge detectio PSNR is commoly adopted i the image processig field to quatify the acceptability of erroeous or oisy images [29] the PSNR value (usually i the uit of db) ca idicate the similarity of two differet images Here, the edge detectio image geerated by ruig for 256 clock cycles ad the edge detectio image geerated by ruig for q clock cycles are used to compute the correspodig PSNR value the q value is defied as the umber of clock cycles eeded to output a satisfactory result withi a absolute error of less tha 00 betwee the actual ad the predicted value PSNR value ca be calculated by the equatio below [29] where MSE = m m i=0 PSNR = 0 log 0 MAX 2 I MSE, (2) I(i, j) K(i, j) 2 is the mea square error of the error-free ad the erroeous j=0 image, MAX I is the maximum image pixel value (eg, 255 i the eight-bit grayscale image), m ad represet the width ad height of the target image i terms of the umber of pixels ad I(i, j) ad K(i, j) represet the pixel values of the error-free image ad the erroeous/oisy image, respectively From Equatio (2), whe the erroeous image is more similar to the origial oe, a smaller MSE ad a higher PSNR value will be obtaied

11 J Low Power Electro Appl 207, 7, 29 of 5 The MAE value is calculated every clock cycle to determie the q clock cycles eeded to output a satisfactory result withi a absolute error of 00 It is defied as the average of the absolute differece betwee the actual value ad the predicted value It ca be calculated by usig the equatio below [29] MAE = m m i=0 I(i, j) K(i, j), (3) j=0 where m ad represet the width ad height of the target image i terms of the umber of pixels, I(i, j) represet the pixel values of the edge detectio image geerated by ruig for 256 clock cycles (actual value) ad K(i, j) represet the pixel values of the edge detectio image geerated by ruig for r clock cycles (predicted value) where r varies from oe to 255, respectively Whe MAE equals 00, r equals q Iitial aalysis was doe o the ope-source bechmark image Camera-ma show Figure 9a It was foud that the edge detectio circuit usig the pseudo-radom geerator as a SNG took 28 clock cycles to output a absolute error of less tha 00 as compared to 22 clock cycles required for a LUT-based QSNG A similar kid of aalysis o test images Pepper ad Baboo resulted i the same results Figures 0 to 2 show the edge detectio results for the test images For Figure 2, the results were ot show for differet clock cycles to reduce the space Table shows the PSNR ad MAE values for the test images at differet clock cycles From the table, it ca be cocluded that the proposed SNGs show a better covergece at a faster rate as compared to pseudo-radom geerators with a acceptable image quality [29] (a) (b) (c) (d) (e) Figure 0 Edge detectio usig Liear Feedback Shift Registers (LFSRs): (a) eight clock cycles; (b) 22 clock cycles; (c) 64 clock cycles; (d) 28 clock cycles; (e) 256 clock cycles (a) (b) (c) (d) (e) Figure Edge detectio usig LD sequece geerators: (a) eight clock cycles; (b) 22 clock cycles; (c) 64 clock cycles; (d) 28 clock cycles; (e) 256 clock cycles

12 J Low Power Electro Appl 207, 7, 29 2 of 5 (a) 28 - LFSR (b) 22 - QSNG (c) 28 - LFSR (d) 22 - QSNG Figure 2 Edge detectio results from LFSR ad QSNG Note: the 22 clock-cycle QSNG results are comparable to the 28 clock-cycle LFSR results Table Table showig the PSNR ad MAE values for test images Test-Image Sequece Clock Cycles PSNR (db) MAE Camera-ma LD Sequece Pseudo-radom sequece Baboo LD Sequece Pseudo-radom sequece Pepper LD Sequece Pseudo-radom sequece Multiplicatio The stochastic multiplicatio circuit as show i Figure a is beig implemeted for a eight-bit biary iput umber usig both pseudo-radom ad LD sequece geerators the average umber of clock cycles eeded to geerate a satisfactory result per iput is calculated by givig a radom set of 256 iput values (xad y) ad calculatig the average umber of clock cycles eeded to geerate a output with a absolute error of less tha 00 For the multiplicatio circuit, the MAE is mathematically represeted as P z -P z where, P z is the actual output value ad P z is the predicted output value after stochastic computatio It turs out that for LFSR (pseudo-radom umber geerator) as a SNG, the average umber of clock cycles eeded is 52, ad for LUT-based QSNG it is 54 clock cycles oly

13 J Low Power Electro Appl 207, 7, 29 3 of 5 53 Hardware Utilizatio Table 2 shows the compariso of LUT-based QSNG (LD sequece) ad LFSR-based (pseudo-radom sequece) SNG i terms of resource utilizatio, average ru-time ad the average power cosumed for edge detectio ad multiplicatio circuits I this paper, average ru-time is calculated by multiplyig the clock period of the circuit by the average umber of clock cycles eeded to geerate a satisfactory output, which is defied as a output with a MAE of less tha 00 the average power is calculated for the average ru-time i both approaches the umbers are estimated values based o the implemetatio results o the Xilix Virtex 4 SF FPGA (XC4VLX5) device From Table 2, the average ru time ad the power cosumed are reduced by 45-times for the multiplicatio circuit ad 35-times for the edge detectio circuit Though the area occupied by the LUT-based QSNG is more as compared to the LFSR-based SNG whe the covergece power of the LD sequece is cosidered acceptable, the results ca be achieved at a much faster rate ad with a cosiderable power reductio as show i the Table 2 For applicatios that have a trade-off of area for speed ad power cosumed, the proposed LUT-based QSNG would be very beeficial the proposed approach is a better low-power desig as compared to the covetioal stochastic approach Table 2 Table showig the resource utilizatio for the serial implemetatio Sequece LD Sequece Pseudo-Radom Applicatio # of Occupied Max Freq Average Average Power Slices (MHz) Ru-Time (s) (uw) Multiplicatio Edge detectio Multiplicatio Edge detectio The hardware utilizatio of the parallel implemetatio of edge detectio ad multiplicatio circuits is show i Table 3 Sice it is clear from the previous results that the covergece power of LD sequece geerators is better tha the LFSRs for the same circuit implemetatio, LD sequeces geerators hardware utilizatio ca be reduced by restrictig it to the geeratio of iitial sub-sequeces rather tha complete sets of sequeces the throughput of the system ca be icreased drastically by usig the proposed parallel implemetatio For istace, the proposed serial implemetatio of the edge detectio circuit reduces the computatio time by a factor of 35-times; if the same circuit is realized i parallel say with a degree of parallelism of four, we eed to ru it for just six clock cycles to geerate the iitial sub-sequece of 24 LD sequeces, which would be eough to achieve a acceptable output O the other had, for the LFSR-based SNG, we eed to ru it for 32 clock cycles to geerate the iitial 28 sequeces, which are capable eough to output a acceptable image the computatio time is decreased by a factor of four here suggestig that the throughput of the system has icreased Therefore, by usig the proposed SNGs, both the executio time ad power cosumed ca be reduced while achievig a higher throughput by implemetig them i parallel

14 J Low Power Electro Appl 207, 7, 29 4 of 5 Table 3 Resource utilizatio compariso for the parallel implemetatio Sequece Applicatio Degree of Parallelism Slices LD Sequece Edge-Detectio LD Sequece Multiplicatio Pseudo-Radom Edge-Detectio Pseudo-Radom Multiplicatio Coclusios This paper has itroduced a ovel costructio method to realize QSNGs o FPGA usig LUTs the FPGA s superior recofigurability was leveraged advatageously for parallel implemetatio of a stochastic circuit that outperforms the covetioal LFSR-based stochastic circuit approach i terms of covergece, power cosumed ad accuracy Simulatio results suggest that both computatio time ad power cosumed ca be saved up to 35-times i the edge detectio circuit ad up to 45-times i the multiplicatio circuit as compared to the covetioal stochastic approach Further, extesive simulatio results justify that for faster (higher throughput) ad more accurate computatio with a low-power cosumptio, makig use of FPGA-based parallel quasi-stochastic computig is a better optio The future scope of this work is to optimize the LD sequece geerator circuit with a combiatioal logic to geerate the LD sequece to reduce the area occupied Author Cotributios: All authors cotributed equally to this work Coflicts of Iterest: The authors declare o coflict of iterest Refereces Sobol, IM Uiformly distributed sequeces with a additioal uiform property USSR Comput Math Math Phys 976, 6, Alaghi, A; Hayes, JP Fast ad accurate computatio usig stochastic circuits I Proceedigs of the Coferece o Desig, Automatio & Test i Europe Coferece ad Exhibitio (DATE), Europea Desig ad Automatio Associatio, Dresde, Germay, March 204; p 76 3 Gaies, BR Stochastic computig I Proceedigs of the 8 20 April 967, Sprig Joit Computer Coferece, Atlatic City, NJ, USA, 8 20 April 967; pp Gaies, B Stochastic computig systems I Advaces i Iformatio Systems Sciece; Spriger: Berli, Germay, 969; pp Alaghi, A; Li, C; Hayes, JP Stochastic circuits for real-time image-processig applicatios I Proceedigs of the 50th Aual Desig Automatio Coferece, Austi, TX, USA, 29 May 7 Jue 203; p 36 6 Naderi, A; Maor, S; Sawa, M; Gross, WJ Delayed stochastic decodig of LDPC codes IEEE Tras Sigal Process 20, 59, Aliee, H; Zaradi, HR Fault tree aalysis usig stochastic logic: A reliable ad high speed computig I Proceedigs of the 20 Proceedigs-Aual Reliability ad Maitaiability Symposium (RAMS), Lake Buea Vista, FL, USA, Jauary 20; pp 6 8 Li, P; Lilja, DJ Usig stochastic computig to implemet digital image processig algorithms I Proceedigs of the 20 IEEE 29th Iteratioal Coferece o Computer Desig (ICCD), Amherst, MA, USA, 9 2 October 20; pp 54 6

15 J Low Power Electro Appl 207, 7, 29 5 of 5 9 Chag, YN; Parhi, K Architectures for digital filters usig stochastic computig I Proceedigs of the 203 IEEE Iteratioal Coferece o Acoustics, Speech ad Sigal Processig (ICASSP), Vacouver, BC, Caada, 26 3 May 203; pp Saraf, N; Bazarga, K; Lilja, DJ; Riedel, MD IIR filters usig stochastic arithmetic I Proceedigs of the 204 Desig, Automatio ad Test i Europe Coferece ad Exhibitio (DATE), Dresde, Germay, March 204; pp 6 Li, P; Lilja, DJ Acceleratig the performace of stochastic ecodig-based computatios by sharig bits i cosecutive bit streams I Proceedigs of the 203 IEEE 24th Iteratioal Coferece o Applicatio-Specific Systems, Architectures ad Processors (ASAP), Washigto, DC, USA, 5 7 Jue 203; pp Ichihara, H; Ishii, S; Suamori, D; Iwagaki, T; Ioue, T Compact ad accurate stochastic circuits with shared radom umber sources I Proceedigs of the d IEEE Iteratioal Coferece o Computer Desig (ICCD), Seoul, Korea, 9 22 October 204; pp Alaghi, A; Hayes, JP A spectral trasform approach to stochastic circuits I Proceedigs of the 202 IEEE 30th Iteratioal Coferece o Computer Desig (ICCD), Motreal, QC, Caada, 30 September 3 October 202; pp Alaghi, A; Hayes, J STRAUSS: Spectral Trasform Use i Stochastic Circuit Sythesis IEEE Tras Comput Aided Des Itegr Circuits Syst 202, 34, Che, TH; Hayes, JP Equivalece amog Stochastic Logic Circuits ad its Applicatio to Sythesis IEEE Tras Emerg Top Comput 206, doi:009/tetc Kwok, SH; Lam, EY FPGA-based high-speed true radom umber geerator for cryptographic applicatios I Proceedigs of the 2006 IEEE Regio 0 Coferece o TENCON 2006, Hog Kog, Chia, 4 7 November 2006; pp 4 7 Majzoobi, M; Koushafar, F; Devadas, S FPGA-Based True Radom Number Geeratio Usig Circuit Metastability with Adaptive Feedback Cotrol Cryptogr Hardw Embed Syst 20, 697, Moos, B; Verhelst, M Eergy-Efficiecy ad Accuracy of Stochastic Computig Circuits i Emergig Techologies IEEE J Emerg Sel Top Circuits Syst 204, 4, Alaghi, A; Hayes, JP Survey of stochastic computig ACM Tras Embed Comput Syst 203, 2, doi:045/ Maohar, R Comparig Stochastic ad Determiistic Computig IEEE Comput Archit Lett 205, 4, Gupta, P; Kumaresa, R Biary multiplicatio with PN sequeces IEEE Tras Acoust Speech Sigal Process 988, 36, Thomas, DB; Luk, W the LUT-SR family of uiform radom umber geerators for FPGA architectures IEEE Tras Very Large Scale Itegratio (VLSI) Syst 203, 2, Bratley, P; Fox, BL; Niederreiter, H Implemetatio ad tests of low-discrepacy sequeces ACM Tras Model Comput Simul 992, 2, Wikipedia Low-Discrepacy Sequece Available olie: wwwewikipediaorg/wiki/low-discrepacy_sequece (accessed o 9 April 207) 25 Sobol, I O the distributio of poits i a cube ad the approximate evaluatio of itegrals USSR Comput Math Math Phys 967, 7, , doi:006/ (67) Halto, JH O the efficiecy of certai quasi-radom sequeces of poits i evaluatig multi-dimesioal itegrals Numer Math 960, 2, Niederreiter, H Poit sets ad sequeces with small discrepacy Mo Math 987, 04, Parhami, B Efficiet hammig weight comparators for biary vectors based o accumulative ad up/dow parallel couters IEEE Tras Circuits Syst II Express Briefs 2009, 56, Hsieh, TY; Peg, YH; Ku, CC a Efficiet Test Methodology for Image Processig Applicatios Based o Error-Tolerace I Proceedigs of the d Asia Test Symposium, Jiaosi Towship, Taiwa, 8 2 November 203; pp c 207 by the authors Licesee MDPI, Basel, Switzerlad This article is a ope access article distributed uder the terms ad coditios of the Creative Commos Attributio (CC BY) licese (

Chapter 7 Registers and Register Transfers

Chapter 7 Registers and Register Transfers Logic ad Computer Desig Fudametals Chapter 7 Registers ad Register Trasfers Part 2 Couters, Register Cells, Buses, & Serial Operatios Charles Kime & Thomas Kamiski 28 Pearso Educatio, Ic (Hyperliks are

More information

Logistics We are here. If you cannot login to MarkUs, me your UTORID and name.

Logistics We are here. If you cannot login to MarkUs,  me your UTORID and name. Logistics We are here 8 Week If you caot logi to arkus, email me your UTORID ad ame. heck lab marks o arkus, if it s recorded wrog, cotact Larry withi a week after the lab. Quiz average: 8% Assembly Laguage

More information

Line numbering and synchronization in digital HDTV systems

Line numbering and synchronization in digital HDTV systems Lie umberig ad sychroizatio i digital HDTV systems D. (VURT) I cotrast to aalogue televisio systems where lie umberig is covetioally liked to the vertical sychroizatio, digital televisio offers the possibility

More information

Read Only Memory (ROM)

Read Only Memory (ROM) ECE 545 igital System esig with VHL Lecture A igital Logic Reresher Part A Combiatioal Logic Buildig Blocks Cot. Problem 2 What is a size o ROM with a 4-bit address iput ad a 8-bit data output? What is

More information

Quality improvement in measurement channel including of ADC under operation conditions

Quality improvement in measurement channel including of ADC under operation conditions Quality improvemet i measuremet chael icludig of ADC uder operatio coditios 1 Romuald MASNICKI, 2 Jausz MINDYKOWSKI 1, 2 Gdyia Maritime iversity, ul. Morska 81-83, 81-225 Gdyia, POLAND, tel. (+48 58) 6109

More information

L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture

L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture L-CBF: A Low-Power, Fast Coutig Bloom Filter Architecture Elham Safi, Adreas Moshovos, ad Adreas Veeris Electrical ad Computer Egieerig Departmet Uiversity of Toroto {elham, moshovos, veeris@eecg.utoroto.ca}

More information

CODE GENERATION FOR WIDEBAND CDMA

CODE GENERATION FOR WIDEBAND CDMA ST JOURAL OF SYSTEM RESEARCH - VOL1 - UMBER 1 CODE GEERATIO FOR WIDEBAD CDMA Daiele Lo Iacoo Ettore Messia Giuseppe Avelloe Agostio Galluzzo Fracesco Pappalardo STMicroelectroics This paper presets a overview

More information

Randomness Analysis of Pseudorandom Bit Sequences

Randomness Analysis of Pseudorandom Bit Sequences 2009 Iteratioal Coferece o Computer Egieerig ad Applicatios IPCSIT vol.2 (2011) (2011) IACSIT Press, Sigapore Radomess Aalysis of Pseudoradom Bit Sequeces Rashidah Kadir 1+ ad Mohd Aizaii Maarof Faculty

More information

THE Internet of Things (IoT) is likely to be incorporated

THE Internet of Things (IoT) is likely to be incorporated This is the author's versio of a article that has bee published i this oural. Chages were made to this versio by the publisher prior to publicatio. IEEE INTERNET OF THINGS JOURNAL, VOL. 5, NO. 1, FEBRUARY

More information

PROBABILITY AND STATISTICS Vol. I - Ergodic Properties of Stationary, Markov, and Regenerative Processes - Karl Grill

PROBABILITY AND STATISTICS Vol. I - Ergodic Properties of Stationary, Markov, and Regenerative Processes - Karl Grill PROBABILITY AND STATISTICS Vol. I Ergodic Properties of Statioary, Markov, ad Regeerative Processes Karl Grill ERGODIC PROPERTIES OF STATIONARY, MARKOV, AND REGENERATIVE PROCESSES Karl Grill Istitut für

More information

EE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures

EE260: Digital Design, Spring /3/18. n Combinational Logic: n Output depends only on current input. n Require cascading of many structures EE260: igital esig, prig 208 4/3/8 EE 260: Itroductio to igital esig equetial Logic Elemets ao Zheg epartmet of Electrical Egieerig Uiversity of Hawaiʻi at Māoa equetial ircuits ombiatioal Logic: Output

More information

Reliable Transmission Control Scheme Based on FEC Sensing and Adaptive MIMO for Mobile Internet of Things

Reliable Transmission Control Scheme Based on FEC Sensing and Adaptive MIMO for Mobile Internet of Things Joural of Commuicatios Vol. 9, No., December 04 Reliable Trasmissio Cotrol Scheme Based o FEC Sesig ad Adaptive MIMO for Mobile Iteret of Thigs Yog Ji, Feg Li, Ya Fa, Ruigag Li, ad Hua Dai School of Computer

More information

MODELLING PERCEPTION OF SPEED IN MUSIC AUDIO

MODELLING PERCEPTION OF SPEED IN MUSIC AUDIO MODELLING PERCEPTION OF SPEED IN MUSIC AUDIO Aders Elowsso KTH Royal Istitute of Techology CSC, Dept. of Speech, Music ad Hearig elov@kth.se Aders Friberg KTH Royal Istitute of Techology CSC, Dept. of

More information

NewBlot PVDF 5X Stripping Buffer

NewBlot PVDF 5X Stripping Buffer NewBlot PVDF 5X Strippig Buffer Developed for: Odyssey Family of Imagers Please refer to your maual to cofirm that this protocol is appropriate for the applicatios compatible with your model of Odyssey

More information

Australian Journal of Basic and Applied Sciences

Australian Journal of Basic and Applied Sciences Australia Joural of Basic ad Applied Scieces, 8(11) Special 2014, Pages: 16-22 AENSI Jourals Australia Joural of Basic ad Applied Scieces ISSN:1991-8178 Joural home page: www.abasweb.com Explorig the Hammig

More information

RELIABILITY EVALUATION OF REPAIRABLE COMPLEX SYSTEMS AN ANALYZING FAILURE DATA

RELIABILITY EVALUATION OF REPAIRABLE COMPLEX SYSTEMS AN ANALYZING FAILURE DATA It. J. Mech. Eg. & Rob. Res. 2013 G Gurumahesh et al., 2013 Research Paper ISSN 2278 0149 www.ijmerr.com Vol. 2, No. 1, Jauary 2013 2013 IJMERR. All Rights Reserved RELIABILITY EVALUATION OF REPAIRABLE

More information

Image Intensifier Reference Manual

Image Intensifier Reference Manual Image Itesifier Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com

More information

DIGITAL SYSTEM DESIGN

DIGITAL SYSTEM DESIGN DIGITAL SYSTEM DESIGN Buildig Block Circuit Rather tha buildig ytem at the gate level, ofte digital ytem are cotructed from higher level, but till baic, buildig block circuit. Multiplexer, decoder, flip-flop,

More information

Implementation of Expressive Performance Rules on the WF-4RIII by modeling a professional flutist performance using NN

Implementation of Expressive Performance Rules on the WF-4RIII by modeling a professional flutist performance using NN 2007 IEEE Iteratioal Coferece o Robotics ad Automatio Roma, Italy, 10-14 April 2007 Implemetatio of Expressive Performace Rules o the WF-4RIII by modelig a professioal flutist performace usig NN Jorge

More information

Motivation. Analysis-and-manipulation approach to pitch and duration of musical instrument sounds without distorting timbral characteristics

Motivation. Analysis-and-manipulation approach to pitch and duration of musical instrument sounds without distorting timbral characteristics Aalysis-ad-maipulatio approach to pitch ad duratio of musical istrumet souds without distortig timbral characteristics Takehiro Abe Katsutoshi Itoyama Kazuyoshi Yoshii Kazuori Komatai Tetsuya Ogata Hiroshi

More information

References and quotations

References and quotations CHAPTER 1.8 Refereces ad quotatios Academic writig depeds o the research ad ideas of others, so it is vital to show which sources you have used i your work, i a acceptable maer. This uit explais the format

More information

RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES

RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES Proceedigs SMC 6.8. -.9.6, Hamburg, Germay RHYTHM TRANSCRIPTION OF POLYPHONIC MIDI PERFORMANCES BASED ON A MERGED-OUTPUT HMM FOR MULTIPLE VOICES Eita Nakamura Kyoto Uiversity eakamura@sap.ist.i.kyoto-u.ac.p

More information

Polychrome Devices Reference Manual

Polychrome Devices Reference Manual Polychrome Devices Referece Maual Improvisio, Viscout Cetre II, Uiversity of Warwick Sciece Park, Millbur Hill Road, Covetry. CV4 7HS Tel: 0044 (0) 24 7669 2229 Fax: 0044 (0) 24 7669 0091 e-mail: admi@improvisio.com

More information

Voice Security Selection Guide

Voice Security Selection Guide Voice Security Selectio Guide Hoppig Code Voice Iversio with ANI Voice Security Frequecy Domai Split-bad Voice Iversio Double Iversio Radio Ecryptio Rollig Code Voice Scramblers Rollig Double Iversio Frequetly

More information

A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)

A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR) A Simulatio Experimet o a Built-I Self Test Equipped with Pseudoradom Test Patter Geerator ad Multi-Iput Shift Register (MISR) Afaq Ahmad Departmet of Electrical ad Computer Egieerig College of Egieerig,

More information

T-25e, T-39 & T-66. G657 fibres and how to splice them. TA036DO th June 2011

T-25e, T-39 & T-66. G657 fibres and how to splice them. TA036DO th June 2011 T-25e, T-39 & T-66 G657 fibres ad how to splice them TA036DO0018-03 10 th Jue 2011 What is G657 fibre? G657 is a ew class of sigle mode fibre which ca be bet more severely the ormal G652 sigle mode without

More information

Achieving 550 MHz in an ASIC Methodology

Achieving 550 MHz in an ASIC Methodology Achievig Mz i a ASIC Methodology D. G. Chiery, B. Nikolić, K. Keutzer Departmet of Electrical Egieerig ad Computer Scieces Uiversity of Califoria at Berkeley {chiery, bora, keutzer}@eecs.berkeley.edu ABSTRACT

More information

Research on the Classification Algorithms for the Classical Poetry Artistic Conception based on Feature Clustering Methodology. Jin-feng LIANG 1, a

Research on the Classification Algorithms for the Classical Poetry Artistic Conception based on Feature Clustering Methodology. Jin-feng LIANG 1, a 2d Iteratioal Coferece o Electrical, Computer Egieerig ad Electroics (ICECEE 2015) Research o the Classificatio Algorithms for the Classical Poetry Artistic Coceptio based o Feature Clusterig Methodology

More information

STx. Compact HD/SD COFDM Transmitter. Features. Options. Accessories. Applications

STx. Compact HD/SD COFDM Transmitter. Features. Options. Accessories. Applications Compact HD/SD COFDM Trasmitter Features SD ad HD ecodig 200mW RF output power Optimized for size Superior broadcast grade video Wide selectio of video iputs MPEG-4 Part-10/H.264 Two moo audio chaels Very

More information

Higher-order modulation is indispensable in mobile, satellite,

Higher-order modulation is indispensable in mobile, satellite, High Throughput Probabilistic Shapig with Product Distributio Matchig Georg Böcherer, Member, IEEE, Fabia Steier, Studet Member, IEEE, Patric Schulte, Studet Member, IEEE [6] as a shapig device with forward

More information

Forces: Calculating Them, and Using Them Shobhana Narasimhan JNCASR, Bangalore, India

Forces: Calculating Them, and Using Them Shobhana Narasimhan JNCASR, Bangalore, India Forces: Calculatig Them, ad Usig Them Shobhaa Narasimha JNCASR, Bagalore, Idia shobhaa@jcasr.ac.i Shobhaa Narasimha, JNCASR 1 Outlie Forces ad the Hellma-Feyma Theorem Stress Techiques for miimizig a fuctio

More information

Analyzing the influence of pitch quantization and note segmentation on singing voice alignment in the context of audio-based Query-by-Humming

Analyzing the influence of pitch quantization and note segmentation on singing voice alignment in the context of audio-based Query-by-Humming Aalyzig the ifluece of pitch quatizatio ad ote segmetatio o sigig voice aligmet i the cotext of audio-based Query-by-Hummig Jose J. Valero-Mas Patter Recogitio ad Artificial Itelligece Group, Uiversity

More information

Math of Projections:Overview. Perspective Viewing. Perspective Projections. Perspective Projections. Math of perspective projection

Math of Projections:Overview. Perspective Viewing. Perspective Projections. Perspective Projections. Math of perspective projection Math of Projectios:Overview Math of perspective projectio, stadard cofiguratio OpeGL perspective projectios Math of orthographic projectio OpeGL orthographic projectios Viewport trasformatios ad settig

More information

Working with PlasmaWipe Effects

Working with PlasmaWipe Effects Workig with PlasmaWipe Effects Workig with PlasmaWipe Effects PlasmaWipe effects are real-time plug-i effects that use gradiet image bitmaps to create wipes ad segmet effects. There are 64 preset effects,

More information

PowerStrip Automatic Cut & Strip Machine

PowerStrip Automatic Cut & Strip Machine Automatic Cut & Strip Machie 2 Fully automatic wire processig requires precisio techology tailored to your specific eeds. The combies the utmost i precisio ad performace which cover a ubeatable rage of

More information

The new, parametrised VS Model for Determining the Quality of Video Streams in the Video-telephony Service

The new, parametrised VS Model for Determining the Quality of Video Streams in the Video-telephony Service 1 Stefa Paulse Istitute of Commuicatios Techology Flesburg Uiversity of Applied Scieces tadeus.uhl@fh-flesburg.de Tadeus Uhl Istitute of Commuicatios Techology Flesburg Uiversity of Applied Scieces tadeus.uhl@fh-flesburg.de

More information

Mullard INDUCTOR POT CORE EQUIVALENTS LIST. Mullard Limited, Mullard House, Torrington Place, London Wel 7HD. Telephone:

Mullard INDUCTOR POT CORE EQUIVALENTS LIST. Mullard Limited, Mullard House, Torrington Place, London Wel 7HD. Telephone: Mullard INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited, Mullard House, Torrigto Place, Lodo Wel 7HD. Telephoe: 01-580 6633 INDUCTOR POT CORE EQUIVALENTS LIST Mullard Limited have bee maufacturig ferrite

More information

The Blizzard Challenge 2014

The Blizzard Challenge 2014 The Blizzard Challege 2014 1 Kishore Prahallad, 1 Aadaswarup Vadapalli, 1 Satosh Kesiraju, 2 Hema A. Murthy 3 Swara Lata, 4 T. Nagaraja, 5 Mahadeva Prasaa, 6 Hemat Patil, 7 Ail Kumar Sao 8 Simo Kig, 9

More information

A Backlight Optimization Scheme for Video Playback on Mobile Devices

A Backlight Optimization Scheme for Video Playback on Mobile Devices A Backlight Optimizatio Scheme for Playback o Mobile Devices Liag Cheg, Shivajit Mohapatra, Magda El Zarki, Nikil Dutt ad Nalii Vekatasubramaia Doald Bre School of Iformatio ad Computer Scieces Uiversity

More information

Internet supported Analysis of MPEG Compressed Newsfeeds

Internet supported Analysis of MPEG Compressed Newsfeeds Proceedigs of the IASTED Iteratioal Coferece Iteret ad Multimedia Systems ad Applicatios October 18-21, 1999 Nassau, Bahamas Iteret supported Aalysis of MPEG Compressed Newsfeeds Guido FALKEMEIER, Gerhard

More information

Image Enhancement in the JPEG Domain for People with Vision Impairment

Image Enhancement in the JPEG Domain for People with Vision Impairment Image hacemet i the JPG Domai for People with Visio Impairmet Jisha Tag, Seior Member, Jeoghoo Kim, ad li Peli Abstract A image ehacemet algorithm for low-visio patiets was developed for images compressed

More information

Comparative Study of Different Techniques for License Plate Recognition

Comparative Study of Different Techniques for License Plate Recognition Comparative Study of Differet Techiques for Licese Plate Recogitio By Jitedra Sharma 1, Prof Khushboo Saxea 2, Prof Amit Sihal 3 1, 2, 3 Departmet of Iformatio Techology, Techocrats Istitute of Techology,

More information

MPEG4 Traffic Modeling Using The Transform Expand Sample Methodology

MPEG4 Traffic Modeling Using The Transform Expand Sample Methodology MPEG4 Traffi Modelig sig The Trasform Expad Sample Methodology Ashraf Matrawy Ioais Lambadaris Chagheg Huag Broadbad Networks Laboratory Departmet of Systems ad Computer Egieerig Carleto iversity {amatrawy,

More information

2 Specialty Application Photoelectric Sensors

2 Specialty Application Photoelectric Sensors SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor 2 Specialty Applicatio Photoelectric Sesors 2-93 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE STEALTH-UV UVS Aalog/Digital Lumiescece Sesor

More information

ROUNDNESS EVALUATION BY GENETIC ALGORITHMS

ROUNDNESS EVALUATION BY GENETIC ALGORITHMS Chapter ROUNDNESS EVALUATION BY GENETIC ALGORITHMS Michele Lazetta ad Adrea Rossi Departmet of Mechaical, Nuclear ad Productio Egieerig Uiversity of Pisa, Via Diotisalvi 1, 56122 Pisa, Italy ABSTRACT Roudess

More information

Recognition of Human Speech using q-bernstein Polynomials

Recognition of Human Speech using q-bernstein Polynomials Iteratioal Joural of Computer Applicatios (0975 8887) Volume o.5, Jue 00 Recogitio of Huma Speech usig -Berstei Polyomials Abdulkadir Karacı Kastamou Uiversity Departmet of Computer ad Istructioal Techology

More information

NIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY.

NIIT Logotype YOU MUST NEVER CREATE A NIIT LOGOTYPE THROUGH ANY SOFTWARE OR COMPUTER. THIS LOGO HAS BEEN DRAWN SPECIALLY. NIIT Logotype The NIIT logotype is always preseted i a fixed cofiguratio. The desig of the logotype is based o a typeface called Egyptia. The letters N I I T has bee specially desiged ad letter-spaced.

More information

Background Manuscript Music Data Results... sort of Acknowledgments. Suite, Suite Phylogenetics. Michael Charleston and Zoltán Szabó

Background Manuscript Music Data Results... sort of Acknowledgments. Suite, Suite Phylogenetics. Michael Charleston and Zoltán Szabó Suite, Suite Phylogeetics /5 Suite, Suite Phylogeetics Michael Charlesto ad Zoltá Szabó michael.charlesto@sydey.edu.au November 5th, 20 Suite, Suite Phylogeetics 2/5 S Bach oha Sebastia Bach was bor i

More information

The Communication Method of Distance Education System and Sound Control Characteristics

The Communication Method of Distance Education System and Sound Control Characteristics 36 IJCSNS Iteratioal Joural of Computer Sciece ad Network Security, VO.6 No.7A, July 006 The Commuicatio ethod of Distace Educatio System ad Soud Cotrol Characteristics aabu Ishihara, Departmet of Electrical

More information

Volume 20, Number 2, June 2014 Copyright 2014 Society for Music Theory

Volume 20, Number 2, June 2014 Copyright 2014 Society for Music Theory 1 of 9 Volume 2, Number 2, Jue 214 Copyright 214 Society for Music Theory Total Voice Leadig Joseph N. Straus NOTE: The examples for the (text-oly) PDF versio of this item are available olie at: http://www.mtosmt.org/issues/mto.14.2.2/mto.14.2.2.straus.php

More information

Quantifying Domestic Movie Revenues Using Online Resources in China

Quantifying Domestic Movie Revenues Using Online Resources in China Quatifyig Domestic Movie Reveues Usig Olie Resources i Chia Jia Xiao 1*, Sog-a Yag 2, Xi Li 1, He Ji 1 ad Shazhi Che 3 1. State Key Laboratory of Networkig ad Switchig Beijig Uiversity of Posts ad Telecommuicatios

More information

PIANO SYLLABUS SPECIFICATION. Also suitable for Keyboards Edition

PIANO SYLLABUS SPECIFICATION. Also suitable for Keyboards Edition PIANO SYLLABUS SPECIFICATION Also suitable for Keyboards 2016 Editio Piao Syllabus Specificatio 2016 Editio Rockschool Performace Arts Awards Vocatioal Qualificatios Ackowledgemets Syllabus Syllabus writte

More information

Apollo 360 Map Display User s Guide

Apollo 360 Map Display User s Guide Apollo 360 Map Display User s Guide II Morrow Ic. 2345 Turer Road S.E. Salem, Orego 97309 November 1996 P/N 560-0119-00 Apollo 360 Map Display No part of this documet may be reproduced i ay form or by

More information

2 Specialty Application Photoelectric Sensors

2 Specialty Application Photoelectric Sensors SMARTEYE X-PRO XP10 XP10 -- Extremely High Speed Sesor 2 Specialty Applicatio Photoelectric Sesors 2-119 Specialty Applicatio Photoelectric Sesors 2 SMARTEYE X-PRO XP10 Extremely High Speed (10µs) Photoelectric

More information

CCTV that s light years ahead

CCTV that s light years ahead CCTV that s light years ahead Video multiplexer, digital recorder, dome cotrol, audio ad more? all i oe box! The Digital Sprite 2 ad DS2 Plus are high performace, cost-effective digital CCTV cotrol systems.

More information

PROJECTOR SFX SUFA-X. Properties. Specifications. Application. Tel

PROJECTOR SFX SUFA-X. Properties. Specifications. Application.  Tel ifo@extgeeratioled.be www.extgeeratioled.be Tel + 32 53 71 09 42 PROJECTOR SFX SUFA-X Properties Lifespa L70 %: > 50.000 hours Eergy savigs up to 65% Boosted istallatio efficiecy thaks to the slimmed-dow

More information

What Does it Take to Build a Complete Test Flow for 3-D IC?

What Does it Take to Build a Complete Test Flow for 3-D IC? What Does it Take to Build a Complete Test Flow for 3-D IC? Brio Keller, Bassilios Petrakis, Cadece Thaks to : Sadeep Goel, TSMC EDPS, Moterey, CA April 5-6, 202 Ackowledgemets TSMC Ashok Mehta imec Erik

More information

Manual Industrial air curtain

Manual Industrial air curtain Maual Idustrial air curtai Model IdAC2 Versio 6.0 Origial Maual Eglish a INDUSTRIAL AIR CURTAIN... Cotets 1 Itroductio 4 1.1 About this maual 4 1.2 How to read this maual 4 1.3 About the uit 5 1.4 Compoets

More information

AN IMPROVED VARIABLE STEP-SIZE AFFINE PROJECTION SIGN ALGORITHM FOR ECHO CANCELLATION * Jianming Liu and Steven L Grant 1

AN IMPROVED VARIABLE STEP-SIZE AFFINE PROJECTION SIGN ALGORITHM FOR ECHO CANCELLATION * Jianming Liu and Steven L Grant 1 AN IMPROVED VARIABLE SEP-SIZE AFFINE PROJECION SIGN ALGORIHM FOR ECHO CANCELLAION * Jiamig Liu ad Steve L Grat Departmet of Eectrica ad Computer Egieerig, Missouri Uiversity of Sciece ad echoogy, Roa,

More information

A Novel Method for Music Retrieval using Chord Progression

A Novel Method for Music Retrieval using Chord Progression Australia Joural of Basic ad Applied Scieces, 10(2) Special 2016, Pages: 277-282 AUSTRALIAN JOURNAL OF BASIC AND APPLIED SCIENCES ISSN:1991-8178 EISSN: 2309-8414 Joural home page: www.ajbasweb.com A Novel

More information

VOCALS SYLLABUS SPECIFICATION Edition

VOCALS SYLLABUS SPECIFICATION Edition VOCALS SYLLABUS SPECIFICATION 2016 Editio Vocals Syllabus Specificatio 2016 Editio Rockschool Performace Arts Awards Vocatioal Qualificatios Ackowledgemets Syllabus Vocal specialists: Marti Hibbert ad

More information

Our competitive advantages : Solutions for X ray Tubes. X ray emitters. Long lifetime dispensers cathodes n. Electron gun manufacturing capability n

Our competitive advantages : Solutions for X ray Tubes. X ray emitters. Long lifetime dispensers cathodes n. Electron gun manufacturing capability n Solutios for Xray tubes_layout 1 15/12/2014 12:05 Pagia 2 Our competitive advatages : Log lifetime dispesers cathodes Electro gu maufacturig capability High capacity getters for high vacuum requiremets

More information

MultiTest Modules. EXFO FTB-3923 Specs Provided by FTB-3920 and FTB-1400

MultiTest Modules. EXFO FTB-3923 Specs Provided by   FTB-3920 and FTB-1400 EXFO FTB-3923 Specs Provided by www.aaatesters.com MultiTest Modules FTB-3920 ad FTB-1400 1625 m light source FasTesT system Retur loss test set Visual fault locator Digital talk set Ultra-High-Power power

More information

Manual RCA-1. Item no fold RailCom display. tams elektronik. n n n

Manual RCA-1. Item no fold RailCom display. tams elektronik. n n n Maual RCA-1 Item o. 45-02016 1-fold RailCom display Eglish RCA-1 Table of cotets 1. Gettig started...3 2. Safety istructios...5 3. Backgroud iformatio: RailCom...6 4. Operatig mode of the RCA-1...8 5.

More information

NexLine AD Power Line Adaptor INSTALLATION AND OPERATION MANUAL. Westinghouse Security Electronics an ISO 9001 certified company

NexLine AD Power Line Adaptor INSTALLATION AND OPERATION MANUAL. Westinghouse Security Electronics an ISO 9001 certified company NexLie AD 4302 Power Lie Adaptor INSTALLATION AND OPERATION MANUAL Westighouse Security Electroics a ISO 9001 certified compay 5452 Betsy Ross Drive Sata Clara, CA 95054-1184 (408) 727-5170 FAX (408) 727-6707

More information

Using a Computer Screen as a Whiteboard while Recording the Lecture as a Sound Movie

Using a Computer Screen as a Whiteboard while Recording the Lecture as a Sound Movie Usig a Computer Scree as a Whiteboard while Recordig the Lecture as a Soud Movie Joatha Lewi Keesaw State Uiversity Abstract The purpose of this presetatio is to demostrate the process of usig a laptop

More information

Sigma 3-30KS Sigma 3-30KHS

Sigma 3-30KS Sigma 3-30KHS Sigma 3-30KS Sigma 3-30KHS High-speed cetrifuge refrigerated refrigerated/ heatable www.sigma-zetrifuge.de 3 Exceptioal i every respect Sigma is a leadig iteratioal maufacturer of laboratory cetrifuges

More information

,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi LJ

,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi LJ ,..,,.,. - z : i,; ;I.,i,,?-.. _.m,vi 5.. :. 5 LJ Page Itroductio 2 TalkTolO32 Set Keys... 3 Feature Descriptio... 4 Feature Selectio... 5 Feature Programmig... 6 System Programmig Chart... 7 Power Fail

More information

8825E/8825R/8830E/8831E SERIES

8825E/8825R/8830E/8831E SERIES FETURES IDC for 0.635mm flat ribbo cable (#30 WG, Straded) Highly reliable 2 poit coectio Low isertio ad withdrawal force Oe-Touch lockig ejector system Pateted ribbo cable cotact desig protects agaist

More information

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015 Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used

More information

Research Article Measurements and Analysis of Secondary User Device Effects on Digital Television Receivers

Research Article Measurements and Analysis of Secondary User Device Effects on Digital Television Receivers Hidawi Publishig Corporatio EURASIP Joural o Advaces i Sigal Processig Volume 2009, Article ID 510867, 13 pages doi:10.1155/2009/510867 Research Article Measuremets ad Aalysis of Secodary User Device Effects

More information

Size Doesn t Really Matter

Size Doesn t Really Matter B.D. Pulford Experimetal & A.M. Psychology 2008 Colma: Hogrefe 2008; Ambiguity & Vol. Huber 55(1):31 37 Publishers Aversio Size Does t Really Matter Ambiguity Aversio i Ellsberg Urs with Few Balls Brioy

More information

A Proposal for the LDPC Decoder Architecture for DVB-S2

A Proposal for the LDPC Decoder Architecture for DVB-S2 A Proposal for the LDPC Decoder Architecture for DVB-S Harihara S.G, M.Girish Chadra, B.S. Adiga, D.N. Praod, P. Balauralidhar bedded Systes Group, ata Cosultacy Services, Bagalore, INDIA. { harihara.g,.gchadra,

More information

MOBILVIDEO: A Framework for Self-Manipulating Video Streams

MOBILVIDEO: A Framework for Self-Manipulating Video Streams MOBILVIDEO: A Framework for Self-Maipulatig Video Streams Aath Grama, Wojciech Szpakowski, ad Vero Rego Departmet of Computer Scieces, Purdue Uiversity, W. Lafayette, IN 47907 fayg, spa, regog@cs.purdue.edu

More information

9311 EN. DIGIFORCE X/Y monitoring. For monitoring press-fit, joining, rivet and caulking operations Series 9311 ±10V DMS.

9311 EN. DIGIFORCE X/Y monitoring. For monitoring press-fit, joining, rivet and caulking operations Series 9311 ±10V DMS. DIGIFORCE X/Y moitorig For moitorig press-fit, joiig, rivet ad caulkig operatios Series 9311 ±10V DMS Compatible sesors Piezo Poti Flexible Fieldbus itegratio by PROFIBUS, PROFINET or EtherNet/IP Automatic

More information

Sensor Data Processing and Neuro-inspired Computing

Sensor Data Processing and Neuro-inspired Computing Sesor Data Processig ad Neuro-ispired Computig Prof. Da Hammerstrom ECE Departmet Portlad State Uiversity Former DARPA Program Maager, MTO Maseeh College of Egieerig ad Computer Sciece I this talk I will

More information

TRAINING & QUALIFICATION PROSPECTUS

TRAINING & QUALIFICATION PROSPECTUS TRAINING & QUALIFICATION PROSPECTUS EXPERT TRAINING FOR A FUTURE IN BROADCAST MEDIA TECHNOLOGY 1 WHO WE WORK WITH Page 4 OUR COMMUNITY Page 5 INTRODUCTION TO BROADCAST TECHNOLOGY Page 6 IP AND FILE BASED

More information

Tobacco Range. Biaxially Oriented Polypropylene Films and Labels. use our imagination...

Tobacco Range. Biaxially Oriented Polypropylene Films and Labels. use our imagination... Tobacco Rage Biaxially Orieted Polypropylee Films ad Labels use our imagiatio... Tobacco Rage Leader i Films Iovia Films has bee supplyig overwrap films to the tobacco idustry for over 70 years. We are

More information

This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright.

This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright. This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright. The final version is published and available at IET Digital Library

More information

COLLEGE READINESS STANDARDS

COLLEGE READINESS STANDARDS ENGLISH COLLEGE READINESS STANDARDS Score Rage 1 12 Stadards Topic Developmet i Terms of Purpose ad Focus Orgaizatio, Uity, ad Coherece Word Choice i Terms of Style, Toe, Clarity, ad Ecoomy Studets who

More information

Mathematics and Beauty

Mathematics and Beauty Paul Erest uravels the complexity of the otio W e are ofte cofroted with complex ad fasciatig mathematics-based images i the media icludig televisio, magazies, books, ewspapers, posters, films, iteret,

More information

Digital Migration Process in Kenya

Digital Migration Process in Kenya Digital Migratio Process i Keya Jauary 2017 Report writte by Telecommuicatios Maagemet Group, Ic Copyright 2017 GSMA Best Digital practice Migratio i mobile Process spectrum i Keyalicesig 9 Digital Migratio

More information

Study Guide. Advanced Composition

Study Guide. Advanced Composition Study Guide Advaced Compositio Note: Studets caot take ENG300 util or uless they take Eglish Compositio. Studets eed to show proof of the prerequisite before they take this course. INSTRUCTIONS TO STUDENTS

More information

Because your pack is worth protecting. Tobacco Biaxially Oriented Polypropylene Films. use our imagination...

Because your pack is worth protecting. Tobacco Biaxially Oriented Polypropylene Films. use our imagination... Because your pack is worth protectig Tobacco Biaxially Orieted Polypropylee Films use our imagiatio... Focused o Films Iovia Films has bee supplyig overwrap films to the tobacco idustry for over 45 years.

More information

Organic Macromolecules and the Genetic Code A cell is mostly water.

Organic Macromolecules and the Genetic Code A cell is mostly water. Orgaic Macromolecules ad the Geetic Code A cell is mostly water. The rest of the cell cosists mostly of carbobased molecules. Orgaic chemistry is the study of carbo compouds. Copyright 2007 Pearso Educatio

More information

Manual Comfort Air Curtain

Manual Comfort Air Curtain Maual Comfort Air Curtai Model SesAir Versio 1.0- North America Origial Maual Eglish a COMFORT AIR CURTAIN... Cotets 1 Itroductio 4 1.1 About this maual 4 1.2 How to read this maual 4 1.3 About the uit

More information

Part II: Derivation of the rules of voice-leading. The Goal. Some Abbreviations

Part II: Derivation of the rules of voice-leading. The Goal. Some Abbreviations Presetatio by Aaro Yag Huro: Toe ad Voice Part II Toe ad Voice: A Derivatio of the Rules of Voice-Leadig from Perceptual Priciples Part II: Derivatio of the rules of voice-leadig By David Huro Presetatio

More information

Analysis and Detection of Historical Period in Symbolic Music Data

Analysis and Detection of Historical Period in Symbolic Music Data Aalysis ad Detectio of Historical Period i Symbolic Music Data MICHELE DELLA VENTURA Departmet of Techology Music Academy Studio Musica Via Terraglio, 81 TREVISO (TV) 31100 Italy dellavetura.michele@ti.it

More information

ABSTRACT. woodwind multiphonics. Each section is based on a single multiphonic or a combination thereof distributed across the wind

ABSTRACT. woodwind multiphonics. Each section is based on a single multiphonic or a combination thereof distributed across the wind ABRACT ii Mikel Kueh, Advisor Masks, scored for flute, oboe, clariet, violi, cello, percussio, ad piao, is orgaized ito eight sectios that are based upo woodwid multiphoics. Each sectio is based o a sigle

More information

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT. An Advanced and Area Optimized L.U.T Design using A.P.C. and O.M.S K.Sreelakshmi, A.Srinivasa Rao Department of Electronics and Communication Engineering Nimra College of Engineering and Technology Krishna

More information

Application Example. HD Hanna. Firewire. Display. Display. Display. Display. Display. Computer DVD. Game Console. RS-232 Control.

Application Example. HD Hanna. Firewire. Display. Display. Display. Display. Display. Computer DVD. Game Console. RS-232 Control. HD Haa Applicatio Example Computer RGBHV for pass through Display RGBHV Display Compoet BNC or RCA (with adapters) Display S-Video Display Composite Video Display DVI-D or HDMI (with adapters) DVD Compoet

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) HIGH VOLTAGE NPN POWER TRANSISTOR FOR HIGH DEFINITION CRT DISPLAYS STATE-OF-THE-ART TECHNOLOGY: DIFFUSED COLLECTOR "ENHANCED GENERATION" EHVS1 WIDER RANGE OF OPTIMUM DRIVE CONDITIONS LESS SENSITIVE TO

More information

Design Techniques of FPGA Based Random Number Generator

Design Techniques of FPGA Based Random Number Generator Desig Techiues of FPGA Base Rao Nuber Geerator Pog P. Chu a Robert E. Joes Departet of Electrical a Coputer Egieerig, Clevela State Uiversity, Clevela, Ohio 445 NASA Gle Research Ceter, Clevela, Ohio 44

More information

Detection of Historical Period in Symbolic Music Text

Detection of Historical Period in Symbolic Music Text Detectio of Historical Period i Symbolic Music Text Michele Della Vetura Abstract Despite the various studies o computer-aided musical aalysis, there have bee relatively few attempts at tryig to locate,

More information

Incidence and Progression of Astigmatism in Singaporean Children METHODS

Incidence and Progression of Astigmatism in Singaporean Children METHODS Icidece ad Progressio of Astigmatism i Sigaporea Childre Louis Tog, 1,2 Seag-Mei Saw, 1,2,3,4 Yu Li, 2 Kee-Seg Chia, 3 David Koh, 3 ad Doald Ta 1,2,4 PURPOSE. This study ivestigated the icidece ad progressio,

More information

Innovation in the Multi-Screen World. Sirius 800 Series. Multi-format, expandable routing that stands out from the crowd

Innovation in the Multi-Screen World. Sirius 800 Series. Multi-format, expandable routing that stands out from the crowd Iovatio i the Multi-Scree World Sirius 800 Series Multi-format, expadable routig that stads out from the crowd Sirius 830 A cost effective solutio for Sirius systems 830 up to A 288 cost x 288 effective

More information

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter

An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter MPRA Munich Personal RePEc Archive An Enhancement of Decimation Process using Fast Cascaded Integrator Comb (CIC) Filter Roita Teymouradeh and Masuri Othman UKM University 15. May 26 Online at http://mpra.ub.uni-muenchen.de/4616/

More information

Perspectives AUTOMATION. As the valve turns By Jim Garrison. The Opportunity to make Misteaks By Doug Aldrich, Ph.D., CFM

Perspectives AUTOMATION. As the valve turns By Jim Garrison. The Opportunity to make Misteaks By Doug Aldrich, Ph.D., CFM AUTOMATION Perspectives Lessos leared from the field As the valve turs By Jim Garriso The Opportuity to make Misteaks By Doug Aldrich, Ph.D., CFM As the Valve Turs By Jim Garriso AUTOMATION PERSPECTIVES

More information

SMARTEYE ColorWise TM. Specialty Application Photoelectric Sensors. True Color Sensor 2-65

SMARTEYE ColorWise TM. Specialty Application Photoelectric Sensors. True Color Sensor 2-65 2 True Color Sesor Specialty Applicatio Photoelectric Sesors 2-65 Specialty Applicatio Photoelectric Sesors 2 The SMARTEYE COLORWISE TM True Color Sesor is the most feature packed color sesor available.

More information

Minimum Span. Maximum Span Setting

Minimum Span. Maximum Span Setting Specificatio Magetic Flowmeters Electrodeless Series 10DX3121 Primary w/ 50CM2000 Coverter Miimum Liquid Coductivity 0.05 µs/cm. Allows may ew harsh process liquids to be measured with a magetic flowmeter.

More information