EM6126 EM MICROELECTRONIC - MARIN SA. Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver. Features. Typical Applications

Size: px
Start display at page:

Download "EM6126 EM MICROELECTRONIC - MARIN SA. Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver. Features. Typical Applications"

Transcription

1 EM MICROELECTRONIC - MARIN SA EM616 Digitally programmable 65 and 81 multiplex rate LCD Controller and Driver Features Slim IC for COG, COF and COB technologies I C & Serial bus interface Internal display data RAM digitally programmable multiplex rates : - 81 rows x 1 columns - 65 rows x 118 columns LCD supply voltage internally generated and digitally programmable from 4.5V to 11V Low operating current consumption: 14μA (typ) No external components needed except one V LCD and one VDD capacitor On chip - 4 intermediate bias voltages generation - Oscillator for LCD refresh (no external components required) High noise immunity on inputs Row and column drivers mirroring for COG or COF connections flexibility Partial display mode with 17 active rows for current consumption reduction Sleep mode for a nearly zero current consumption Wide V DD supply voltage from.4v to 3.3V Wide temperature range: -4 C to +85 C Typical Applications Mobile phones Smart cards Portable, battery operated products Balances and scales, utility meters Typical Operating Configuration 41 row drivers EM616 4 row drivers 1 columns outputs SDA SCL V LCD RES Vss1 Vss V DD1 V DD V HV Pin Configuration Mark 4 S1 S SDA SCL S13 Figure 1 S9 Mark S3 Description The EM616 is a bit map controller and driver for full dot matrix monochrome STN LCD displays. The driving capability is 81 rows x 1 columns (1 rows of characters + one row of icons) or 65 rows x 118 columns (8 rows of characters + one row of icons). There is a one to one relation between LCD pixels and bits of the Display Data RAM. The EM616 is an extremely low power consumption LCD controller and driver product. The typical current consumption is about 14μA with no external component except the capacitors connected to V LCD and VDD. One important feature on EM616 is the partial display mode, which enables important current consumption reduction. With this function selected, only 17 rows remain active, needed V LCD decreases and the commutation frequencies of row and column drivers are also decreased. These three effects of partial display mode reduce drastically current consumption. V DD V LCD V LCD V LCD test fr reset CS I V DD V DD V DD V DD V PP V HV V HV V HV V HV S183 EM616 S91 S9 S171 S153 Mark 3 Mark 1 S17 S154 Figure 1

2 Features 1 Description 1 Typical Applications 1 Typical Operating Configuration 1 Pin Configuration 1 1 Absolute Maximum Ratings 4 Handling Procedures 4 3 Operating Conditions 4 4 Electrical Characteristics 4 5 Timing Characteristics Timing Waveforms 6 6 Block diagram 8 7 Pin description 9 8 Functional description Selection of interface type 1 8. Serial interface I C interface Start and stop conditions Bit transfer Acknowledge I C protocol Write mode Read Mode (RW = 1) Display Data RAM DDRAM description DDRAM addressing Initialization of EM Description of instructions Initialization Mux Mode TC[1:] Inv. Row MX Blank Checker Inv. Video Initialization X[6:] V Initialization Y[3:] Vlcd Dischg DEC LSB Initialization Vlcd Level[7:] Initialization Mult[1:] 9

3 Partial Display First Row PD[3:] Sleep Test to LCD outputs LCD refresh frequency V LCD depending on V HV LCD driver waveforms Partial Display 35 9 Typical Application 37 Power ON recommended flow 4 1 Pad location Ordering Information

4 1 Absolute Maximum Ratings Parameter Symbol Conditions Supply voltage range V DD1, -.3V to +3.6V Supply voltage range V HV -.3V to +3.6V Supply voltage range V LCD V HV -.3V to +1V All input voltages V LOGIC -.3V to V DD1, +.3V Voltages at S to S 184 V DISPLAY -.3V to V LCD +.3V Storage temperature range T STO -65 C to +15 C Maximum soldering conditions T SMAX 5 C 1 s Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified electrical characteristics may affect device reliability or cause malfunction. Handling Procedures This device has built-in protection against high static voltages or electric fields; however, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. 3 Operating Conditions Parameter Symbol Min. Typ. Max. Operating temperature T A C Logic supply voltage V DD1, V High voltage generator V HV V supply voltage LCD supply voltage V LCD V 4 Electrical Characteristics 1, = V, V DD1 = V DD =.4V, V HV =.4V, unless otherwise specified. T A = -4 C to +85 C unless otherwise specified. Minimum required capacitor: 1μF on V LCD, 1nF on V DD1, and V HV. Parameter Symbol Test conditions Min. Typ. Max. Units Supply Current Sleep mode I DD T A = 5 C, Sleep = 1 1 na Sleep mode I HV T A = 5 C, Sleep = 1.8 μa Normal LCD refresh mode I DD T A = 5 C, (note 1) 17 μa Normal LCD refresh mode I HV T A = 5 C, (note ) μa Partial LCD refresh mode I HV T A = 5 C, (note 3) 5 9 μa Control Input Signals Input leakage I IN V i = V ss1 or V DD1-1 1 μa Low level input voltage V IL.3xV DD1 V High level input voltage V IH.7xV DD1 V Low Level Output Current SDA I OL_SDA V OL_SDA =.4V 1.6 ma LCD Outputs Internally generated LCD supply voltage T A = 5 C, V LCD 1111b (Hex: B) 4.53 V T A = 5 C, V LCD 1111b (Hex: 8E) 8. V V LCD step between consecutive programmed V LCD Level V LCD step 35. mv V bias tolerance V bias tol. (note 4) -8 8 mv Typical load C LOAD 1. pf/pixel Note 1: Measured on V DD1 + V DD, all outputs open, SDA and SCL at, RES at V DD1, multiplex rate 81, x5 voltage multiplier, V LCD = 1111b, DDRAM loaded with checker pattern Note : Measured on V HV, same conditions as (note 1). Note 3: Measured on V HV, all outputs open, SDA and SCL at, RES at V DD1, partial display mode, voltage multiplier, V LCD = 1111b, DDRAM loaded with checker pattern. Note 4: V 1, V, V 3 and V 4 bias levels measured with V LCD = 7V, on 1 LCD row driver output and 1 LCD column driver output, multiplex rate 81, T A = 5 C, load = ±1μA, I load = 1µA to or V LCD V bias_tol is: ½(Vbias_ +1µA + Vbias_ -1µA ) Vbias_ theor (Vbias_ theor : see 8.8; e.g. for V1:.9xV LCD at Mux=81) 4

5 5 Timing Characteristics 1, = V, V DD1 = V DD =.4V, V HV =.4V, T A = -4 C to +85 C unless otherwise specified. Parameter Symbol Test conditions Min. Typ. Max. Units Internal frame frequency for LCD refresh f FR (note 1) Minimum reset pulse width t RW 1 us IC timing characteristics SCL frequency f IC 16 khz SCL low period t LOW 35 ns SCL high period t HIGH 1 ns SDA setup time t SUDAT 1 ns SDA hold time t HDDAT ns SCL and SDA rise time t R ns SCL and SDA fall time t F ns Setup time for a repeated start condition Hold time for a start condition Setup time for a stop condition 75 x mux t SUSTA ns t HDSTA ns t SUSTO ns Spike width on SCL and SDA t SW 1 ns Time before a new transmission can start t BUF 1 ns Capacitive bus line load C b 4 pf Serial bus timing characteristics SCL frequency f SER 4 MHz SCL low period t CL 8 ns SCL high period t CH 13 ns SDA setup time t DS ns SDA hold time t DH 7 ns SCL rise time t CR ns SCL fall time t CF ns CS setup time t SUCS 1 ns CS hold time t HDCS 13 ns Time before a new transmission can start, CS minimum high time. Note 1: Measured on pad FR. t BUFCS 7 ns Hz 5

6 5.1 Timing Waveforms SDA SCL Data line stable, data valid Change of data allowed Figure 3: I C 1 bit transfer SDA SCL S P Start condition Figure 4: I C start and stop conditions Stop condition SDA By transmitter Not Acknowledge SDA By receiver Acknowledge SCL S Start condition Clock pulse for acknowledgement Figure 5: Acknowledgement on the I C bus 6

7 SDA tbuf tlow tf SCL thigh thdsta tr thddat tsudat SDA tsusta Figure 6: I C timing diagram. tsusto Data stable, data valid Change of data allowed SDA SDA sampled on SCL falling edge SCL Data input setup time Data input hold time Figure 7: Serial interface, 1 bit transfer. Data input setup time Data input hold time tdh tds SDA tcl tcf SCL tch tcr tbufcs tsucs thdcs CS Figure 8: Serial interface timing diagram. 7

8 6 Block diagram S to S183 V HV Voltage Multiplier Intermediate voltages generation LCD levels selection V LCD Gating 1 uf external capacitor Internal Oscillator 81 bits sequenceur Blank, Video, Checker V PP V DD 1 V DD 1 DB7 to DB Display Data RAM 1x118 8x(8x118) x(8x1) x-address y-address RES IC / serial 3 wires interface x-address and y-address generator SDA SCL CS I Figure 9: Block diagram. 8

9 7 Pin description Symbol Pad Type Description S to S 183 Output LCD driver outputs S to S 3 and S 151 to S 183 Output LCD row driver outputs S = S 183 S 33 to S 4 and S 143 to S 15 Output LCD row driver outputs when multiplex rate 81 is selected LCD column driver outputs when multiplex rate 65 is selected S 41 to S 14 Output LCD column driver outputs V HV Positive power supply Supply voltage for internal voltage multiplier V DD1, Positive power supply Supply voltage for logical and analog parts V PP Positive power supply Supply voltage for OTP 1, Ground power supply Ground power supply I Input Interface protocol selection input RES Input External reset input, active low CS Input Chip select input FR Input/output Frame frequency input/output TEST Input/output Test SDA Input/output Serial data input SCL Input Serial clock V LCD Positive power supply LCD supply voltage Table 1: Pin description S to S183: Connected to LCD electrodes, it should be left open if not used. S and S183 are internally connected together. V HV : Supply voltage for internal voltage multiplier, it could be a different voltage value than for V DD1,. V DD1, V PP : 1, : Logic and analog power supplies. V DD1, V DD and V PP are not connected inside EM616but have to be connected outside to the same potential. For chip on glass application, it is advised to keep V DD1 and V DD separated until their connection to 1 μf capacitor. Ground supply for logic and high voltage generator. 1 is connected to substrate. Same precautions than for V DD1, should be taken to connect these pads. I: Selects the chosen interface protocol. For chip on glass applications, it can be directly connected to 1 or V DD1 on glass. RES: CS: FR: TEST: SDA: SCL: V LCD : External reset, a reset cycle must be applied at power on (reset at low level when power on). Note that the outputs S = S 183 are at VLCD level when reset is active. If this static state is applied during long time the LCD could be damaged. Active low chip select, when serial interface is used it enables data transfer. If I C is used, it must be connected at 1 or V DD1 pads. Outputs LCD refresh frame frequency, used for test. It must be left open. Test pad, it must be left open. Serial data input used for I C interface as for 3 wires serial interface. Serial clock input used to latch SDA for I C interface as for 3 wires serial interface. LCD voltage supply (generation of LCD waveforms applied to S to S183). It is normally internally generated from V HV supply voltage. 1 μf capacitor is required between V LCD and. A forward biased diode is connected between V HV and V LCD, therefore V LCD must be programmed higher than V HV. External power supply is also possible; in this configuration, V LCD must be programmed at its lowest value and V HV connected to. 9

10 8 Functional description 8.1 Selection of interface type There are two different serial interfaces available on EM616. Selection depends on logical value applied on input I. If I =, serial interface is selected: 3 wires with Chip Select CS, Serial Clock SCL and Serial Data SDA. If I = 1, I C protocol is selected: wires with Serial Clock SCL and Serial Data SDA. CS must be connected to or V DD1. I Interface 3 wires serial interface 1 I C Table : Interface selection 8. Serial interface The serial interface consists of 3 wires: Chip Select CS, Serial Clock SCL and Serial Data SDA. The information is exchanged byte-wide and is shifted serially in the LCD driver at SCL falling edge. SDA Data sampled on SCL fall edge SCL Data stable, data valid Change of data allowed Figure 1: Serial interface, 1 bit transfer Transfer data direction is from microcontroller to EM616. When CS is activated at low level, the communication is enabled and CS must stay low for the rest of the transmission. Data transfer begins with one control byte. This control byte is transfered MSB first; it consists in: MSB LSB C DC Test[] Test[1] Test[] Ini[] Ini[1] Ini[] C is the continuation bit: If C = 1, the control byte is followed by 1 data byte only, the next byte is a new control byte. If C =, all the following bytes are data bytes until data transfer is stopped. DC selects data bytes or command bytes to be sent after the control byte: If DC = 1, the following data byte(s) is (are) written into the Display Data RAM. First data byte is stored at the address specified by the x-address and y-address pointers. Data pointers are automatically updated for each byte written in the DDRAM (see DDRAM description). IF DC =, the following data byte is a command byte. It enables initialization of functions (multiplex rate, number of voltage multiplier stages, V LCD programming, partial display settings ). 1

11 Bytes ini, ini1 and ini select the initialization register which will be set by the following command byte (see Table 4: EM616 instructions). CS start stop Control Byte Data Byte Control Byte Data Byte Control Byte Data Byte C = 1 Command byte C = 1 DDRAM Data byte C = DDRAM Data byte DC = n bytes DC = 1 DC = 1 n bytes n bytes Figure 11: serial interface protocol Data byte is transfered with MSB bit first, LSB bit last: MSB LSB DB7 DB6 DB5 DB4 DB3 DB DB1 DB If CS goes high during a byte transfer, this byte is invalid, but all previously transmitted data are valid. While CS is high, the serial interface is kept in reset and data transfer is disabled. To prevent transmission errors, CS should be at high level when transfer is stopped. 11

12 8.3 I C interface The EM616 can be interfaced with a slave I C protocol (see description IC protocol). The I C bus consists in wires: SCL (Serial Clock Line) and SDA (Serial Data Line). Both lines must be connected to V DD1, via pull up resistors. EM616 pad SCL is input, pad SDA is bi-directional with open drain NMOS driver. EM616 supports initialization and RAM write and status read access Start and stop conditions Data transfer begins by a falling edge on SDA when SCL is at high level, this is the start condition (S), initiated by the I C bus master. It is stopped with a rising edge on SDA when SCL isat high level, this is the stop condition (P) (see Figure 4: IC start and stop conditions) Bit transfer One data bit is transfered by each SCL pulse. The data on the SDA line must remain stable during the high period of SCL pulses, as any changes at this time would be interpreted as start or stop conditions. Data is always transfered with MSB first Acknowledge After a start condition, data bits are transfered to EM616. Each byte is followed by an acknowledge bit: the transmitter lets the SDA line at high level (by pull up resistor) and generates an SCL pulse; if transfer concerns the EM616 slave receiver and has performed correctly, EM616 generates a low SDA level (NMOS activated). SDA remains stable during the high period of the acknowledge related SCL pulse. After acknowledge, EM616 lets SDA line free, enabling the transmitter to continue transfer or to generate a stop condition. 8.4 I C protocol The EM616 has the slave address coded on 7 bits:. After a start condition, the slave address + RW bit must be sent first. If the slave address does not match with the EM616 one, there is no acknowledge from LCD driver and the following data transfer will not affect the EM616. If the slave address corresponds to EM616 slave address, it will acknowledge (pull SDA down to logical low level) and data transfer is enabled. The 8th bit RW sets the chip in write mode or read status mode, it is read for data transfer Write mode If RW =, data are written into EM616 by the microcontroller. Data transfer bytes can be either control bytes or data bytes. Data transfer always begins with a control byte (described in fig.1). It sets bits C, DC, ini, ini1 and ini C is the continuation bit: If C = 1, the control byte is followed by 1 data byte only, the next byte is a new control byte. If C =, all the following bytes are data bytes until data transfer is stopped. DC selects data bytes or command bytes to be sent after the control byte: If DC = 1, the following data byte(s) is (are) written into the Display Data RAM. First data byte is stored at the address specified by the x-address and y-address pointers. Data pointers are automatically updated for each byte written in the DDRAM (see DDRAM description). IF DC =, the following data byte is a command byte. It enables initialization of functions (multiplex rate, number of voltage multiplier stages, V LCD programming, partial display settings ). Bytes ini, ini1 and ini select the initialization register to be set by the following command byte (see Table 4: EM616 instructions). 1

13 8.4. Read Mode (RW = 1) EM616 will output one status byte after slave address. This status byte consists in 8 initialization bits previously set by command bytes or the reset cycle (see Table 4: EM616 instructions). First byte sent: Control Byte: Data Byte: MSB LSB MSB LSB RW C DC Test[]Test[1]Test[] Ini[] Ini[1] Ini[] A DB7 DB6 DB5 DB4 DB3 DB DB1 DB A EM616 Slave Address Write mode: Acknowledge from EM616 Acknowledge from EM616 Acknowledge from EM616 Acknowledge from EM616 Acknowledge from EM616 S A 1 Control Byte A Data Byte A 1 Control Byte A Data Byte A P MSB LSB Slave Address C n bytes C 1 byte n bytes Write Mode Read mode: Acknowledge from EM616 Acknowledge from master S 1 A 1 Status Byte A P Slave Address Figure 1: I C protocol description 8.5 Display Data RAM The EM616 contains a RAM, which stores the display data; there is a one to one correspondence between the bit stored in the RAM and one LCD pixel DDRAM description DDRAM consists in: 1 bank of 118 bits (row ) 8 banks of 118 bytes (rows 1 to 64) banks of 1 bytes (rows 65 to 8) DDRAM is read row by row for display refresh. Each row corresponds to one row output pad, which is activated when the corresponding row in the DDRAM is read. DDRAM is accessed via the serial interface. Bytes are stored at the column specified by x-address pointer and the bank specified by y-address pointer. These pointers are set by the corresponding instruction Initialization 1 and Initialization and are automatically incremented or decrement after each byte written in the DDRAM (see DDRAM addressing and Table 5: Internal functions after reset.) For bank only data byte 7 (DB7) is stored in row, DB6 to DB are not used. For bank 1 to 1 (y-address = 1 to 1), DBX is stored at row ((8 x y-address)-x). 13

14 If Mux Mode =, the DDRAM provides a 65 rows and 118 columns matrix. Bank 9 and 1 are not used for display refresh, the cells can not be addressed x-address Bank Bank 1 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 Row DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 Row 1 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 Row DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 Row 3 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 Row 4 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 Row 5 DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB Row 6 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 Row 7 DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB Row 8 Row 9 Row 1 8 Bank 8 Row 55 Row 56 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 DB7 Row 57 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 DB6 Row 58 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 DB5 Row 59 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 DB4 Row 6 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 DB3 Row 61 DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB Row 6 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 DB1 Row 63 DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB DB Row 64 Bank 9 Rows not used Bank 1 Rows not used Figure 13: DDRAM description with Mux Mode = and LSB = 14

15 If Mux Mode = 1, the DDRAM provides a 81 rows and 1 columns matrix. 8 columns on the left + 8 columns on the right are not used for display refresh, the cells can not be addressed x-address Columns not used Columns not used Bank DB7 DB7 DB7 DB7 DB7 DB7 Row DB7 DB7 DB7 DB7 DB7 DB7 Row 1 DB6 DB6 DB6 DB6 DB6 DB6 Row DB5 DB5 DB5 DB5 DB5 DB5 Row 3 Bank 1 DB4 DB4 DB4 DB4 DB4 DB4 Row 4 DB3 DB3 DB3 DB3 DB3 DB3 Row 5 DB DB DB DB DB DB Row 6 DB1 DB1 DB1 DB1 DB1 DB1 Row 7 DB DB DB DB DB DB Row 8 DB7 DB7 DB7 DB7 DB7 DB7 Row 9 DB6 DB6 DB6 DB6 DB6 DB6 Row 1 DB5 DB5 DB5 DB5 DB5 DB5 DB4 DB4 DB4 DB4 DB4 DB4 DB3 DB3 DB3 DB3 DB3 DB3 Bank 8 Bank 9 1 Bank 1 DB DB DB DB DB DB DB1 DB1 DB1 DB1 DB1 DB1 Row 55 DB DB DB DB DB DB Row 56 DB7 DB7 DB7 DB7 DB7 DB7 Row 57 DB6 DB6 DB6 DB6 DB6 DB6 Row 58 DB5 DB5 DB5 DB5 DB5 DB5 Row 59 DB4 DB4 DB4 DB4 DB4 DB4 Row 6 DB3 DB3 DB3 DB3 DB3 DB3 Row 61 DB DB DB DB DB DB Row 6 DB1 DB1 DB1 DB1 DB1 DB1 Row 63 DB DB DB DB DB DB Row 64 DB7 DB7 DB7 DB7 DB7 DB7 Row 65 DB6 DB6 DB6 DB6 DB6 DB6 Row 66 DB5 DB5 DB5 DB5 DB5 DB5 Row 67 DB4 DB4 DB4 DB4 DB4 DB4 Row 68 DB3 DB3 DB3 DB3 DB3 DB3 Row 69 DB DB DB DB DB DB Row 7 DB1 DB1 DB1 DB1 DB1 DB1 Row 71 DB DB DB DB DB DB Row 7 DB7 DB7 DB7 DB7 DB7 DB7 Row 73 DB6 DB6 DB6 DB6 DB6 DB6 Row 74 DB5 DB5 DB5 DB5 DB5 DB5 Row 75 DB4 DB4 DB4 DB4 DB4 DB4 Row 76 DB3 DB3 DB3 DB3 DB3 DB3 Row 77 DB DB DB DB DB DB Row 78 DB1 DB1 DB1 DB1 DB1 DB1 Row 79 DB DB DB DB DB DB Row 8 Figure 14: DDRAM description with Mux Mode = 1 and LSB = 15

16 If Mux Mode = 1 and LSB= x-address Columns not used Columns not used Bank DB DB DB DB DB DB Row DB DB DB DB DB DB Row 1 DB1 DB1 DB1 DB1 DB1 DB1 Row DB DB DB DB DB DB Row 3 Bank 1 DB3 DB3 DB3 DB3 DB3 DB3 Row 4 DB4 DB4 DB4 DB4 DB4 DB4 Row 5 DB5 DB5 DB5 DB5 DB5 DB5 Row 6 DB6 DB6 DB6 DB6 DB6 DB6 Row 7 DB7 DB7 DB7 DB7 DB7 DB7 Row 8 DB DB DB DB DB DB Row 9 DB1 DB1 DB1 DB1 DB1 DB1 Row 1 DB DB DB DB DB DB DB3 DB3 DB3 DB3 DB3 DB3 DB4 DB4 DB4 DB4 DB4 DB4 Bank 8 Bank 9 1 Bank 1 DB5 DB5 DB5 DB5 DB5 DB5 DB6 DB6 DB6 DB6 DB6 DB6 Row 55 DB7 DB7 DB7 DB7 DB7 DB7 Row 56 DB DB DB DB DB DB Row 57 DB1 DB1 DB1 DB1 DB1 DB1 Row 58 DB DB DB DB DB DB Row 59 DB3 DB3 DB3 DB3 DB3 DB3 Row 6 DB4 DB4 DB4 DB4 DB4 DB4 Row 61 DB5 DB5 DB5 DB5 DB5 DB5 Row 6 DB6 DB6 DB6 DB6 DB6 DB6 Row 63 DB7 DB7 DB7 DB7 DB7 DB7 Row 64 DB DB DB DB DB DB Row 65 DB1 DB1 DB1 DB1 DB1 DB1 Row 66 DB DB DB DB DB DB Row 67 DB3 DB3 DB3 DB3 DB3 DB3 Row 68 DB4 DB4 DB4 DB4 DB4 DB4 Row 69 DB5 DB5 DB5 DB5 DB5 DB5 Row 7 DB6 DB6 DB6 DB6 DB6 DB6 Row 71 DB7 DB7 DB7 DB7 DB7 DB7 Row 7 DB DB DB DB DB DB Row 73 DB1 DB1 DB1 DB1 DB1 DB1 Row 74 DB DB DB DB DB DB Row 75 DB3 DB3 DB3 DB3 DB3 DB3 Row 76 DB4 DB4 DB4 DB4 DB4 DB4 Row 77 DB5 DB5 DB5 DB5 DB5 DB5 Row 78 DB6 DB6 DB6 DB6 DB6 DB6 Row 79 DB7 DB7 DB7 DB7 DB7 DB7 Row 8 Figure 15: DDRAM description with Mux Mode = 1 and LSB =

17 8.5. DDRAM addressing The x-address and the y-address pointers are used to address RAM cells. They are set by instructions initialization 1 and initialization. As EM616 offers digitally programmable multiplex rates, number of row drivers and number of column drivers are not fixed. As DDRAM is an image of LCD display, address ranges also depend on multiplex rate (Mux Mode): If Mux Mode = : x-address 117 y-address 8 If Mux Mode = 1: x-address 11 y-address 1 Addresses outside these ranges are not allowed. There are three functions that affects the pointers: DEC, V and MX. They are set by instructions initialization 1 and initialization (see Table 4: EM616 instructions). Instruction DEC increment or decrement x-address: If DEC =, x-address increments after each byte written into the RAM. After the last x-address, x-address is reset to and y-address increments. If DEC = 1, x-address decrements after each byte written to the RAM. After x-address=, x-address is set back to the highest x-address for the selected mux mode and y-address increments. DEC allows writing easily to the RAM in two ways, right and left. Instruction V horizontal or vertical mode addressing: If V = (horizontal mode addressing), x-address increments or decrements after each byte written into the RAM. After the last x-address, x-address is reset to or to the highest x-address, and y-address increments. If V = 1 (vertical mode addressing), y-address increments after each byte written to the RAM. After the last y- address, y-address is set back to and x-address increments or decrements. Instruction MX mirrored the DDRAM columns: If MX =, x-address b corresponds to DDRAM column. If MX = 1, x-address b corresponds to DDRAM column 117 or 11. The table below represents the next address selected after pointers are in the last allowed address: Mux DEC Last allowed address Next address Mode x-address y-address x-address y-address Table 3 The following tables represent the way that the pointers x-address and y-address are working according to the setting of the instructions Mux Mode, V, MX and DEC. 17

18 Mux Mode =, V =, DEC =, MX = : x-address y-address Pad S33 Pad S15 Mux Mode =, V =, DEC =1, MX = : Figure x-address y-address Pad S33 Pad S15 Mux Mode = 1, V =, DEC =, MX = : Figure x-address y-address Pad S41 Pad S14 Mux Mode = 1, V =, DEC =1, MX = : Figure x-address y-address Pad S41 Pad S14 Figure

19 Mux Mode =, V = 1, DEC =,MX = : x-address y-address Pad S33 Pad S15 Mux Mode =, V = 1, DEC =1,MX = : Figure x-address y-address Pad S33 Pad S15 Mux Mode = 1, V = 1, DEC =, MX = : Figure x-address y-address Pad S41 Pad S14 Mux Mode = 1, V = 1, DEC =1, MX = : Figure x-address y-address Pad S41 Pad S14 Figure

20 Mux Mode =, V =, DEC =, MX = 1: x-address y-address Pad S33 Pad S15 Mux Mode =, V =, DEC =1, MX = 1: Figure x-address y-address Pad S33 Pad S15 Mux Mode = 1, V =, DEC =, MX = 1: Figure x-address y-address Pad S41 Pad S14 Mux Mode = 1, V =, DEC =1, MX = 1: Figure x-address y-address Pad S41 Pad S14 Figure 7

21 Mux Mode =, V = 1, DEC =,MX = 1: x-address y-address Pad S33 Pad S15 Mux Mode =, V = 1, DEC =1,MX = 1: Figure x-address y-address Pad S33 Pad S15 Mux Mode = 1, V = 1, DEC =, MX = 1: Figure x-address y-address Pad S41 Pad S14 Mux Mode = 1, V = 1, DEC =1, MX = 1: Figure x-address y-address Pad S41 Pad S14 Figure

22 8.6 Initialization of EM616 Data loaded into EM616 can be divided in two parts: The bits stored in the DDRAM, which are corresponding to LCD pixels. The command bits, which are used to set functions of the LCD controller. The way of addressing these bits is described in table below: Control Byte Control Byte Instruction RW CO DC test[] test[1] test[] ini[] ini[1] ini[] DB7 DB6 DB5 DB4 DB3 DB DB1 DB Description Initialization of functions Test Initialization 1 Mux Mode TC [1] TC [] Inv. Row MX Blank Checker Initialization X[6] X[5] X[4] X[3] X[] X[1] X[] V Initialization 1 1 Y[3] Y[] Y[1] Y[] Initialization Initialization Vlcd Level [7] Mult [1] Vlcd Level [6] Mult [] Vlcd Level [5] Partial Display Vlcd Level [4] First Row PD [3] Vlcd Level [3] First Row PD [] Vlcd Dischg Vlcd Level [] First Row PD [1] DEC Vlcd Level [1] First Row PD [] Inv. Video LSB Vlcd Level [] Sleep Set functions Set column adress for DDRAM write access and vertical/horizontal addressing Set bank adress for DDRAM write access, increment /decrement pointer and LSB/MSB mode Programming the internally generated LCD voltage supply V LCD Number of voltage multiplier stages Partial display parameters Sleep mode Test 1 1 Byte test, all bits must be set to Test Byte test 1, all bits must be set to Test Byte test, all bits must be set to Test Byte test 3, all bits must be set to Write DDRAM Write 1 byte in DDRAM 1/ 1 DB7 DB6 DB5 DB4 DB3 DB DB1 DB Write data byte to the Display Data Ram Read Status Read 1 byte in initialization Mux Mode TC [1] TC [] Inv. Row MX Blank Checker Inv. Video Read Status Byte from EM616 Status Byte = initialization using I C interface Table 4: EM616 instructions Instruction bits from Table 4, active levels and state after reset: Bits 1 State after reset Mux Mode Multiplex rate 65 Multiplex rate 81 TC[1:] Select V LCD Temperature Coefficient b Inv. Row. Normal row drivers Mirrored row drivers MX Normal column drivers Mirrored column drivers Blank Display DDRAM content LCD blanked (all OFF) Checker Display DDRAM content LCD = checker board Inv. Video LCD = DDRAM LCD = NOT (DDRAM) X[6:] x-address pointer. Selects DDRAM columns to be accessed b V Horizontal addressing Vertical addressing Y[3:] y-address pointer. Selects DDRAM bank to be accessed b V LCD Dischg Normal Mode Discharge Capacitor b DEC x-address pointer incremented x-address pointer decrement LSB DB7 copied to the higher row of the selected bank DB copied to the higher row of the selected bank V LCD Level[7:] Program the required LCD supply voltage b Mult[1:] Number of voltage multiplier stages b Partial Display Mux Mode multiplex rate 17 LCD rows active only First RowPD[3:] Position of first active row when partial display mode b Sleep Normal mode Sleep mode: No LCD pixel active, low power consumption Table 5: Internal functions after reset.

23 8.7 Description of instructions Initialization Mux Mode Set the multiplex rate. Mux Mode 1 Multiplex rate (number of row drivers) Row drivers S S3 S151 S18 S S4 S143 S18 Number of column drivers Column drivers S33 S15 S41 S14 Bias system 1/9 1/1 Table 6 The bias system sets the voltages V 1, V, V 3 and V 4 applied to row and column drivers. Assuming these voltages come from a resistive divider, we have: R R VLCD V 1 The value of the corresponding bias system is: V 1 / V LCD = 1/(n+4). The value of the RMS voltage, applied to an LCD pixel ON, divided by the RMS voltage, applied to an LCD pixel OFF, (V ON ) RMS /(V OFF ) RMS, is optimized. This condition leads to: nr V 1 = (n + 4) 1 (1 + MultiplexRate ) R R V 3 V 4 bias systems 1/5 for multiplex rate 17 (partial display mode) bias systems 1/9 for multiplex rate 65 bias systems = 1/1 for multiplex rate TC[1:] These two bits set the V LCD temperature compensation. 4 temperature coefficients are available for the internally generated voltage supply V LCD. One of these coefficients is selected depending on the LCD display needs. The temperature coefficient is proportional to V LCD. VLCD Temperature Coefficients 8.8 TC[1] TC[] V LCD Temperature coefficient (mv/ C) V LCD V LCD V LCD Table Temperature [ C] 3

24 Inv. Row Row driver read direction in the DDRAM can be mirrored to give more flexibility for LCD interconnects. This function acts on the row driver that is activated when a given DDRAM row is read: it becomes active with no need of rewriting the RAM (see Table 8 and Figure 34: LCD output pads configuration in mux 65 depending on Inv. Row and MX). Read data when Inv. Row=: x-address or y-address 8 or 1 Read data when Inv. Row=1: Figure 3 x-address or y-address 8 or 1 Figure 33 Inv. Row 1 1 Mux Mode 1 1 S Row Row 64 Row Row 8 S1 Row 1 Row 63 Row 1 Row 79 S3 Row 3 Row 3 Row 3 Row 48 S33 x-addreess = Row 33 Row 47 S34 x-addreess = 1 Row 34 Row 46 S35 x-addreess = Row 35 Row 45 S36 x-addreess = 3 Row 36 Row 44 S37 x-addreess = 4 Row 37 Row 43 S38 x-addreess = 5 Row 38 Row 4 S39 x-addreess = 6 Row 39 Row 41 S4 x-addreess = 7 Row 4 Row 4 S41 to S14 x-addreess = 8 to x-addreess = 19 x-addreess = to x-addreess = 11 S143 x-addreess = 11 Row 8 Row S144 x-addreess = 111 Row 79 Row 1 S145 x-addreess = 11 Row 78 Row S146 x-addreess = 113 Row 77 Row 3 S147 x-addreess = 114 Row 76 Row 4 S148 x-addreess = 115 Row 75 Row 5 S149 x-addreess = 116 Row 74 Row 6 S15 x-addreess = 117 Row 73 Row 7 S151 Row 64 Row Row 7 Row 8 S15 Row 63 Row 1 Row 71 Row 9 S18 Row 33 Row 31 Row 41 Row 39 S183 = S Row Row 64 Row Row 8 Table 8 4

25 MX Column driver pads can also be mirrored to give more flexibility for LCD interconnects. This function changes the x-address pointer to reverse columns of the DDRAM accessed during a write cycle: a rewrite cycle is required to observe changes on outputs (see Figure 34: LCD output pads configuration in mux 65 depending on Inv. Row and MX) Table 9 shows how the DDRAM is connected to LCD output pads, depending on bits Mux Mode, MX and Inv. Row. MX 1 1 Mux Mode 1 1 S Row Row S3 Row 3 Row 3 S33 x-address = x-address = 117 Row 33 S34 x-address = 1 x-address = 116 Row 34 S35 x-address = x-address = 115 Row 35 S36 x-address = 3 x-address = 114 Row 36 S37 x-address = 4 x-address = 113 Row 37 S38 x-address = 5 x-address = 11 Row 38 S39 x-address = 6 x-address = 111 Row 39 S4 x-address = 7 x-address = 11 Row 4 S41 x-address = 8 x-address = 19 x-address = x-address = 11 S4 x-address = 9 x-address = 18 x-address = 1 x-address = 1 S43 x-address = 1 x-address = 17 x-address = x-address = 99 S44 to S139 x-address =11 to x-address =16 x-address =16 to x-address =11 x-address =3 to x-address = 98 x-address = 98 to x-address = 3 S14 x-address = 17 x-address = 1 x-address = 99 x-address = S141 x-address = 18 x-address = 9 x-address = 1 x-address = 1 S14 x-address = 19 x-address = 8 x-address = 11 x-address = S143 x-address = 11 x-address = 7 S144 x-address = 111 x-address = 6 S145 x-address = 11 x-address = 5 S146 x-address = 113 x-address = 4 S147 x-address = 114 x-address = 3 S148 x-address = 115 x-address = S149 x-address = 116 x-address = 1 S15 x-address = 117 x-address = S151 Row 64 Row 8 Row 79 Row 78 Row 77 Row 76 Row 75 Row 74 Row 73 Row 7 S18 S183 = S Row 33 Row 41 Row Row Table 9: Relation between LCD output pads and row and columns of DDRAM The combination of Mux Mode, Inv. Row and MX gives the following figures (next page) of output pads Blank Sets all the LCD pixels OFF. Every row driver and column driver is at level. DDRAM content is not affected by this instruction Checker Sets all the LCD pixels in a checker board pattern, LCD displays alternately ON and OFF pixels. DDRAM content is not affected by this instruction Inv. Video Sets an inverse video mode. If Inv. Video =, a logical 1 level stored in the DDRAM leads to an ON pixel displayed on the LCD. If Inv. Video = 1, a logical 1 level stored in the DDRAM leads to an OFF pixel displayed on the LCD. DDRAM content is not affected by this instruction. 5

26 Row 61 Row 45 Row 6 Row 44 x-addr=117 Row 33 Row Mux Mode = Inv. Row = MX. = Row x-addr = Row 3 Row 1 Row 9 Row 13 Row 35 Row 51 Row 3 Row 19 Row 61 Row 45 Row Row 1 Row 6 Row 44 x-addr=117 x-addr= Row 31 Row 64 Row 33 Row Mux Mode = Mux Mode = Inv. Row = 1 Inv. Row = MX. = MX. = 1 Row 64 Row x-addr = x-addr = 117 Row 34 Row 5 Row 3 Row 1 Figure 34: LCD output pads configuration in mux 65 depending on Inv. Row and MX 6

27 Row 51 Row 67 Row 11 Row 7 Row 1 Row 8 Row x-addr=11 Row39 Row 8 Mux Mode = 1 Inv. Row = 1 MX. = x-addr = Row 4 Row 8 x-addr = 11 Row 5 Row 68 Row 9 Row 13 Row 69 Row 53 Row 7 Row 5 Row 8 x-addr= Row41 Row Mux Mode = 1 Inv. Row = MX. = 1 Row 4 Row Row 3 Row 1 Row 9 Row 13 Row 69 Row 53 Row 7 Row 5 Row 8 x-addr=11 Row41 Row Mux Mode = 1 Inv. Row = MX. = x-addr = Row 4 Row Row 3 Row 1 Figure 35: LCD output pads configuration in mux 81 depending on Inv. Row and MX 7

28 8.7. Initialization X[6:] These 7 bits set the x-address pointer of the DDRAM. Data are written into column x-address with: X[6] = MSB, X[] = LSB. As the number of column drivers depends on the selected multiplex rate, the DDRAM x-address pointer should also satisfy the following conditions: If Mux Mode = then x-address 11111b. (117). If Mux Mode = 1 then x-address 1111b. (11) V Vertical addressing: If V =, DDRAM x-address pointer is incremented or decremented after each data byte sent. If V = 1, DDRAM y-address pointer is incremented or decremented after each data byte sent Initialization Y[3:] These 4 bits set the y-address pointer of the DDRAM. Data are written into bank y-address with Y[3]= MSB, Y[]= LSB. As the multiplex rate is digitally programmable, the DDRAM y-address pointer should also satisfy the following conditions: If Mux Mode = then y-address 1b. If Mux Mode = 1 then y-address 11b Vlcd Dischg. The V LCD discharge function can discharge the capacitor connected to PAD V LCD. This operation becomes necessary when changing from Mux 65 or 81 mode to Partial Display Mode. In this case, a lower V LCD is required than the voltage used for Mux 65 or 81 operation, the display at beginning of partial mode operation could be completely ON until V LCD has decreased to its new correct value. To avoid this effect, an internal pull down helps the V LCD voltage to drop down and to reach the new optimum value in a short time. This pull down is active until bit Vlcd Dischg is reset to low level. Typical use of Vlcd Dischg command: Normal mux 65 or mux 81 mode V LCD = 8V Blank = 1 Partial Display = 1 V LCD_Level = Bh (4.5V) V LCD Dischg = 1 V LCD Dischg = Blank = T 3ms, depending on V LCD capacitor Using this command with external power supply on V LCD can damage the IC DEC DEC controls the DDRAM writing direction: If DEC = then x-address pointer increments after each byte written into the DDRAM. If DEC = 1 then x-address pointer decrements after each byte written into the DDRAM LSB This instruction changes the bytes send to the DDRAM before writing them. For instance, for bank 1 we have: If LSB = then DB7 is written on Row 1. If LSB = 1 then DB is written on Row 1 (see Figure 14 and Figure 15) Initialization Vlcd Level[7:] This byte sets the internally generated voltage level. These 8 bits generate integer V LCD Level, V LCD Level [7] = MSB, V LCD Level [] = LSB. V LCD is given by the following formula: VLCD = V LCD _Level 8

29 8.7.5 Initialization Mult[1:] These two bits set the internal voltage multiplier factor. These bits should be defined depending on the V HV supply voltage level and the current consumption due to LCD load, to have a correct V LCD voltage. If low V LCD is required, for instance when partial display mode is enabled, lower voltage multiplier range should be used, resulting in a current consumption reduction (due to better voltage multiplier efficiency at lower multiplication rate). Mult1 Mult Voltage multiplier Table Partial Display Set the partial display configuration of the driver (multiplex ratio 17). In this configuration, 17 rows are active: The row which corresponds to RAM address. 16 selectable rows, first one is defined by First Row PD [3:]. Partial Display Multiplex rate 65 or 81 (depending on Mux Mode) 1 17 Table First Row PD[3:] Partial display mode yields to an LCD with activated banks. Row is always active, it could be used to drive icons. The 16 other active rows are selected from 64 or 8 rows, as shown in following table: Mux Mode or 1 1 First Row PD[3] First Row PD[] First Row PD[1] First Row PD[] First active row (DDRAM) Last active row (DDRAM) Activated banks Row 1 Row 16,1, 1 Row 9 Row 4,,3 1 Row 17 Row 3,3,4 1 1 Row 5 Row 4,4,5 1 Row 33 Row 48,5,6 1 1 Row 41 Row 56,6,7 1 1 Row 49 Row 64,7, Row 57 Row 7,8,9 1 Row 65 Row 8,9,1 Table 1 If Mux Mode =, First_Row PD [3:] 11b. If Mux Mode = 1, First_Row PD [3:] 1b. Values for First_Row PD [3:] outside these ranges are not allowed Sleep This function stops all functionality, internal oscillator and voltage multiplier are off, and LCD is blanked. It yields to a very low current consumption with leakage currents only Test to 3 All bits must be set to (see example in typical application page 37). 9

30 8.8 LCD outputs The LCD output signals and voltages are optimized for the best LCD contrast and minimum DC component of voltage applied to the LCD display. Table 13 gives bias voltages referring to V LCD. Multiplex Rate V LCD V 1 V V 3 V 4 1 n n + 1 n n + 1 n (Mux Mode = 1) (Mux Mode = ) (Partial Display = 1) Table 13: Values of intermediate bias voltages Table 14 gives ratios of V LCD in reference to RMS voltage of an OFF pixel, and the RMS voltage ratios between an ON pixel and an OFF pixel (achievable contrasts). These values correspond to bias voltages described in Table 13. Programmed multiplex rate LCD Bias configuration V OFF VLCD (RMS) V V ON OFF (RMS) (RMS) 81 6 levels = 7.5 n( ( n + 1) n 1) n + 1 = n levels = n( ( n + 1) n 1) n + 1 = n levels = 4.16 n( ( n + 1) n 1) n + 1 = 1.81 n 1 The selected LCD display gives the value of Table 14: Required LCD supply voltage and achieved LCD contrast V OFF (RMS) and the value of V VLCD gives the needed V LCD voltage (RMS) supply. The Partial Display mode decreases V LCD, leading to lower power consumption. Lower V LCD decreases consumption because less stages for voltage multiplier can be selected. OFF 3

31 8.9 LCD refresh frequency LCD refresh frequency depends on an internal RC oscillator. Pad FR outputs this frequency, multiplied by the multiplex rate. Following figures display typical variations depending on V DD power supply and temperature. FR=f(V C VDD LCD refresh frequency depending on temperature Temperature [ C] 8.1 V LCD depending on V HV V LCD (V HV) VHV [V ] 31

32 8.11 LCD driver waveforms Row and Column Multiplexing Waveform EM616 Mux = 81 VLCD V1 V frame n frame n+1 Row 1 V state1 (t) V state (t) Row 1 V3 V4 VSS VLCD V1 V Row Row V3 V4 VSS VLCD V1 V Col Col V3 V4 VSS Col 1 VLCD V1 V Col 1 V3 V4 VSS VLCD V VSS V state1 (t) = Col1 (t) Row1 (t) VLCD V1 V V V1 V3 V4 V VSS V4 Vstate1 (t) V3 - VLCD VLCD VLCD V VSS V state (t) = Col1 (t) Row (t) VLCD V1 V V V1 V3 V4 V VSS V4 V state (t) V3 - VLCD VLCD

33 Figure

34 Row and Column Multiplexing Waveform EM616 Mux = 65 VLCD V 1 V frame n frame n+1 Row 1 V state1 (t) V state (t) Row 1 V3 V 4 VSS VLCD V1 V Row Row V3 V 4 VLCD V1 V Col 1 Col 1 V3 V 4 Col VLCD V1 V Col V3 V4 VLCD V V state1 (t) = Col1 (t) Row1 (t) V LCD V 1 V V V 1 V 3 V 4 V V 4 V state1 (t) V 3 - V LCD VLCD V LCD V V state (t) = Col (t) Row (t) V LCD V 1 V V V1 V 3 V 4 V VSS V4 V state (t) V 3 - V LCD VLCD Figure

35 Partial Display Row and Column Multiplexing Waveform EM616 Mux = 17 frame n frame n+1 V state1 (t) V state (t) V LCD V 1 Row 1 V Row 1 V 3 V 4 V LCD V 1 Row V V 3 V 4 Row V LCD V 1 Col V V 3 V 4 Col Col 1 V LCD V 1 Col 1 V V 3 V 4 V LCD V state1 (t) V V LCD V 1 V V 3 V 4 V V state1 (t) = Col1 (t) Row1 (t) V V 1 V 4 V 3 - V LCD V LCD V LCD V state (t) V V LCD V 1 V V 3 V 4 V V state (t) = Col1 (t) Row (t) V V 1 V 4 V 3 - V LCD V LCD

36 Figure

37 9 Typical Application 9.1 Power supply connection SDA SCL V DD SDA SCL V DD V LCD V LCD V LCD V LCD 1μF V LCD test fr reset CS I 1μF V LCD test fr reset CS I EM616 EM616 1μF 1μF V DD V DD V DD V DD V DD V DD V DD V DD V DD V DD 1μF V PP V PP V HV V HV V HV V HV V HV V HV V HV V HV V HV Typical Application using two separate power supplies Typical Application using a single power supply Figure 39: Power Supply connection 9. Connection and communication with the display This example gives typical programming steps for EM616 with I C interface, for serial interface, start and stop conditions should be replaced by CS at L and CS at 1L. LCD display is connected as described on Figure 4: Example Liquid Crystal Display 81 row x 1 columns 41 rows 1 columns 4 rows Row 3 Row 4 Col Col 11 Row 8 Row7 Row 9 Row 69 EM616 Row 13 Row 53 Row 1 Row 1 Row Row Row 41 Row 5 Figure 4: Connection between EM616 and LCD for the application example 37

38 Step DB7 DB6 DB5 DB4 DB3 DB DB1 DB Comment Display 1 Power on Undefined Reset A reset cycle must always follow the power on Blank 3 IC start condition Blank 4 x x x x x x x EM616 slave address + write mode Blank 5 1 Control byte for initialization Blank Data byte = initialization Multiplex Rate = 81 Vlcd Temperature Coefficient = -.39 x Vlcd (mv/ C) Blank No row or column mirroring No blank, Checker or Video functions Control byte for initialization 3 Blank Data byte = initialization 3 Programmed Vlcd_level = 1111b (8Eh=14) Blank Vlcd = *.35 = 8.V Control byte for initialization 4 Blank Data byte = initialization 4 x 5 Voltage Multiplier Undefined No partial display mode. No sleep mode Control byte for test 1 bits test must be set to L Control byte for test 1 14 bits test must be set to L Control byte for test Undefined 16 bits test must be set to L Control byte for test 3 18 bits test must be set to L 38

39 Step DB7 DB6 DB5 DB4 DB3 DB DB1 DB Comment 19 1 Last control byte DDRAM write selected Fisrt DDRAM byte stored at x-address =, y-address = Horizontal addressing is selected (state after reset) Display Undefined x x x x x x x Only DB7 is stored at row of DDRAM, column 1 to 11 x x x x x x x Only DB7 is stored at row, columns 1 to 11 1 DB7 to DB are stored at column, rows 1 to DB7 to DB are stored at column 1, rows 1 to DB7 to DB are stored at column, rows 1 to DB7 to DB are stored at column 3, rows 1 to

40 Step DB7 DB6 DB5 DB4 DB3 DB DB1 DB Comment DB7 to DB are stored at column 4, rows 1 to 8 Display 17 to 9 DB7 to DB are stored at column 5 to 11, rows 1 to 8 column to 5, rows 9 to to 35 Write letter M DB7 to DB are stored at column 1 to 11, rows 9 to IC stop condition + new start condition 37 x x x x x x x EM616 slave address + write mode Control byte for initialization x-address = 1, Horizontal mode addressing Control byte for initialization y-address = DDRAM write selected 333 Write x x x x x x x x Continuation Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged Unchanged 4

41 Step DB7 DB6 DB5 DB4 DB3 DB DB1 DB Comment 1 IC start condition x x x x x x x EM616 slave address + write mode 3 1 Control byte for initialization Blank = Control byte for initialization Vlcd_level = Bh Control byte for initialization 8 1 Vlcd_Dischg = Control byte for initialization Partial display on banks:, 1 and Wait 3 ms Control byte for initialization 3 1 Vlcd_Dischg = 13 1 Control byte for initialization Blank = Partial display on banks:, 1 and Display Previously set Unchanged Unchanged All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF All pixels OFF Control byte for initialization Partial display on banks:, and 3 Remark: This typical application example shows an LCD display ON before the DDRAM is completely written, parts of the LCD are undefined as DDRAM data is undefined at power on. To avoid this effect, blank function can remain active until DDRAM is completed to avoid randomly ON or OFF pixels to appear on the LCD display. 41

42 9.3 Power ON recommended flow Power ON RESET MODIFIED CUSTOMER INITIALISATION (as defined table4 page 3 of datasheet) initialisation (16bits) initialisation 1 (16bits) initialisation (16bits) initialisation 3 (16bits) initialisation 4 (16bits) >> 11 xxxxxxx (sleep function disable) test (16bits) >> 11 1 test 1 (16bits) test (16bits) test 3 (16bits) DELAY (15ms) STANDARD CUSTOMER INITIALISATION (as defined table4 page 3 of datasheet) initialisation (16bits) initialisation 1 (16bits) initialisation (16bits) initialisation 3 (16bits) initialisation 4 (16bits) test (16bits) >> 11 test 1 (16bits) test (16bits) test 3 (16bits) DATA (as defined in datasheet) 4

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four

More information

HT9B92 RAM Mapping 36 4 LCD Driver

HT9B92 RAM Mapping 36 4 LCD Driver RAM Mapping 36 4 LCD Driver Feature Logic Operating Voltage: 2.4V~5.5V Integrated oscillator circuitry Bias: 1/2 or 1/3; Duty: 1/4 Internal LCD bias generation with voltage-follower buffers External pin

More information

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD

S6B CH SEGMENT DRIVER FOR DOT MATRIX LCD 64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by

More information

PCA General description. 2. Features and benefits. Automotive LCD driver for low multiplex rates

PCA General description. 2. Features and benefits. Automotive LCD driver for low multiplex rates Rev. 3 4 July 2014 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiplex rates. It generates the drive signals

More information

PCA General description. 2. Features and benefits. Automotive 80 4 LCD driver for low multiplex rates

PCA General description. 2. Features and benefits. Automotive 80 4 LCD driver for low multiplex rates Rev. 5 12 November 2018 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiplex rates. It generates the drive

More information

PCF8534A. 1. General description. 2. Features and benefits. Universal LCD driver for low multiplex rates

PCF8534A. 1. General description. 2. Features and benefits. Universal LCD driver for low multiplex rates Rev. 6 25 July 2011 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiple rates. It generates the drive signals

More information

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses GHz PLL with I 2 C Bus and Four Chip Addresses Preliminary Data Features 1-chip system for MPU control (I 2 C bus) 4 programmable chip addresses Short pull-in time for quick channel switch-over and optimized

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

64CH SEGMENT DRIVER FOR DOT MATRIX LCD 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the

More information

PCA8534A. 1. General description. 2. Features and benefits. Automotive LCD driver for low multiplex rates

PCA8534A. 1. General description. 2. Features and benefits. Automotive LCD driver for low multiplex rates Rev. 3 25 July 2011 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiple rates. It generates the drive signals

More information

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications

MT8812 ISO-CMOS. 8 x 12 Analog Switch Array. Features. Description. Applications MT882 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 4.5V 4Vpp analog signal capability R ON 65 max. @ V DD

More information

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,

More information

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications

MT8814AP. ISO-CMOS 8 x 12 Analog Switch Array. Features. -40 to 85 C. Description. Applications MT884 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 to 3.2 2pp analog signal capability R ON 65Ω max. @ DD =2,

More information

LM16X21A Dot Matrix LCD Unit

LM16X21A Dot Matrix LCD Unit LCD Data Sheet FEATURES STC (Super Twisted igh Contrast) Yellow Green Transmissive Type Low Power Consumption Thin, Lightweight Design Permits Easy Installation in a Variety of Equipment General Purpose

More information

DEM B SBH-PW-N (A-TOUCH)

DEM B SBH-PW-N (A-TOUCH) DISPLAY Elektronik GmbH LCD MODULE DEM 128128B SBH-PW-N (A-TOUCH) Version :2 28/Dec/2007 GENERAL SPECIFICATION MODULE NO. : DEM 128128B SBH-PW-N (A-TOUCH) CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE

More information

PCF8576C. 1. General description. 2. Features and benefits. Universal LCD driver for low multiplex rates

PCF8576C. 1. General description. 2. Features and benefits. Universal LCD driver for low multiplex rates Rev. 13 16 December 2013 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiplex rates. It generates the drive

More information

PCA General description. 2. Features and benefits. 40 x 4 automotive LCD driver for low multiplex rates

PCA General description. 2. Features and benefits. 40 x 4 automotive LCD driver for low multiplex rates Rev. 6 7 April 2015 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiplex rates. It generates the drive signals

More information

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0

NT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0 160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input

More information

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C

64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION FEATURES 100 QFP-1420C INTRODUCTION The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the display RAM, 64 bit data latch, 64 bit drivers and

More information

NT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C)

NT7108. Neotec Semiconductor Ltd. 新德科技股份有限公司 NT7108 LCD Driver. Copyright: NEOTEC (C) Copyright: NEOTEC (C) 2002 http:// All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical,

More information

DEM N1 TMH-PW-N

DEM N1 TMH-PW-N Display Elektronik GmbH TFT MODULE DEM 480272N1 TMH-PW-N (C-TOUCH) 4,3 TFT + PCT Product Specification Ver.: 0 22.06.2018 Revision History VERSION DATE REVISED PAGE NO. Note 0 22.06.2018 First issue Version:

More information

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER

M66004SP/FP M66004SP/FP MITSUBISHI DIGITAL ASSP ASSP 16-DIGIT 5X7-SEGMENT VFD CONTROLLER 16-DIGIT 5 7-SEGMENT VFD CONTROLLER ASSP M664SP/FP M664SP/FP 6-DIGIT 5X7-SEGMENT FD CONTROLLER 6-DIGIT 5 7-SEGMENT FD CONTROLLER DESCRIPTION The M664 is a 6-digit 5 7-segment vacuum fluorescent display (FD) controller using the silicon gate

More information

NT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702

NT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702 240 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency: 20 MHz (Ma.) (VDD = 5 V ± 10%)! Adopts a data bus system! 4-bit/8-bit parallel input modes are selectable with a mode

More information

KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP

KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION 100 QFP INTRODUCTION 100 QFP The KS0108B is a LCD driver LSl with 64 channel output for dot matrix liquid crystal graphic display system. This device consists of the display RAM, 64 bit data latch 64 bit drivers

More information

2-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller

2-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric Vacuum-Fluorescent Display Controller 19-2746; Rev 0; 1/03 2-Wire Interfaced, 7-, 14-, and 16-Segment Alphanumeric General Description The compact vacuum-fluorescent display (VFD) controller provides microprocessors with the multiplex timing

More information

Compact Size Perfect for rack mount router and other applications with space limitations.

Compact Size Perfect for rack mount router and other applications with space limitations. Wide View Compact LCD 6 x Pushbutton DISTINCTIVE CHARACTERISTICS Compact Size Perfect for rack mount router and other applications with space limitations. Compact body size: 19.0mm (.78 ) x 18.0mm (.709

More information

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) Chapter 2 Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED) ---------------------------------------------------------------------------------------------------------------

More information

SSD1305. Advance Information. 132 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller

SSD1305. Advance Information. 132 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1305 Advance Information 132 x 64 Dot Matrix OLED/PLED Segment/Common Driver with Controller This document contains information on a new product. Specifications

More information

LCD MODULE DEM B SYH

LCD MODULE DEM B SYH DISPLAY Elektronik GmbH LCD MODULE DEM 128064B SYH Product specification Version:0 09/Okt/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL

More information

MT8806 ISO-CMOS 8x4AnalogSwitchArray

MT8806 ISO-CMOS 8x4AnalogSwitchArray MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @

More information

Sitronix ST CH Segment Driver for Dot Matrix LCD. !"Dot matrix LCD driver with two 40 channel

Sitronix ST CH Segment Driver for Dot Matrix LCD. !Dot matrix LCD driver with two 40 channel ST Sitronix ST7063 80CH Segment Driver for Dot Matrix LCD Functions Features!"Dot matrix LCD driver with two 40 channel outputs!"bias voltage (V1 ~ V4)!"input/output signals #"Input : Serial display data

More information

PCA8576F. 1. General description. 2. Features and benefits. Automotive 40 4 LCD driver

PCA8576F. 1. General description. 2. Features and benefits. Automotive 40 4 LCD driver Rev. 3 3 December 2014 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiplex rates. It generates the drive

More information

LCD display module. graphic 61x16 dots

LCD display module. graphic 61x16 dots MT 6116B LCD display module graphic 61x16 dots General description МТ-6116B LCD display module is composed of LSI controller and LCD panel. The display module appearance is shown in Fig. 1. КB145VG4 controller

More information

PCF General description. 2. Features and benefits. Universal LCD driver for low multiplex rates

PCF General description. 2. Features and benefits. Universal LCD driver for low multiplex rates Rev. 7 21 July 2015 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) 1 with low multiple rates. It generates the drive signals

More information

SC75823E/W. Silan Semiconductors 1/3 DUTY GENERAL-PURPOSE LCD DRIVER HANGZHOU SILAN MICROELECTRONICS CO.,LTD DESCRIPTION FEATURES ORDERING INFORMATION

SC75823E/W. Silan Semiconductors 1/3 DUTY GENERAL-PURPOSE LCD DRIVER HANGZHOU SILAN MICROELECTRONICS CO.,LTD DESCRIPTION FEATURES ORDERING INFORMATION 1/3 DUTY GENERAL-PURPOSE LCD DRIVER DESCRIPTION The is a general-purpose LCD driver that can be used for frequency display in microprocessor-controlled radio receives and in other display applications.

More information

SmartSwitch TM. Wide View Compact LCD 64 x 32 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION

SmartSwitch TM. Wide View Compact LCD 64 x 32 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION Wide View Compact LCD x Pushbutton SmartSwitch TM DISTINCTIVE CHARACTERISTICS Compact Size Combined with High Resolution High resolution of x pixels colors of backlighting can be controlled dynamically

More information

Special circuit for LED drive control TM1638

Special circuit for LED drive control TM1638 I. Introduction TM1638 is an IC dedicated to LED (light emitting diode display) drive control and equipped with a keypad scan interface. It integrates MCU digital interface, data latch, LED drive, and

More information

LCD MODULE SPECIFICATION

LCD MODULE SPECIFICATION TECHNOLOGY CO., LTD. LCD MODULE SPECIFICATION Model : MI0220IT-1 Revision Engineering Date Our Reference DOCUMENT REVISION HISTORY DOCUMENT REVISION DATE DESCRIPTION FROM TO A 2008.03.10 First Release.

More information

CLOVER DISPLAY LTD. LCD MODULE SPECIFICATION. Model: CG160160D _

CLOVER DISPLAY LTD. LCD MODULE SPECIFICATION. Model: CG160160D _ LCD MODULE SPECIFICATION Model: - - - - _ Revision 02 Engineering Kemp Huang Date 19 December 2013 Our Reference X9043 ADDRESS : 1 st FLOOR, EFFICIENCY HOUSE, 35 TAI YAU STREET, SAN PO KONG, KOWLOON, HONG

More information

DATA SHEET. PCF8576C Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS. Product specification Supersedes data of 2001 Oct 02

DATA SHEET. PCF8576C Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS. Product specification Supersedes data of 2001 Oct 02 INTEGRATED CIRCUITS DATA SHEET Universal LCD driver for low multiple rates Supersedes data of 2001 Oct 02 2004 Nov 22 Universal LCD driver for low multiple rates CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION

More information

MT x 12 Analog Switch Array

MT x 12 Analog Switch Array MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD

More information

TEA6425 VIDEO CELLULAR MATRIX

TEA6425 VIDEO CELLULAR MATRIX IDEO CELLULAR MATRIX 6 ideo Inputs - 8 ideo Outputs Internal Selectable YC Adders MHz Bandwidth @ -db Selectable 0./6.dB Gain FOR EACH Output High Impedance Switch for each Output (- state operation) Programmable

More information

V DD V DD V CC V GH- V EE

V DD V DD V CC V GH- V EE N/A 480 x 468 Pixels LCD Color Monitor The is a compact full color TFT LCD module, whose driving board is capable of converting composite video signals to the proper interface of LCD panel and is suitable

More information

AN Cascading NXP LCD segment drivers. Document information. Keywords

AN Cascading NXP LCD segment drivers. Document information. Keywords Rev. 1 12 February 2014 Application note Document information Info Keywords Abstract Content PCF8576C, PCA8576C, PCF8576D, PCA8576D, PCA8576F, PCF8532, PCF8533, PCA8533, PCF8534, PCA8534, PCF8562, PCF85132,

More information

深圳市天微电子有限公司 LED DRIVER

深圳市天微电子有限公司 LED DRIVER LED DRIVER TM1628 DESCRIPTION TM1628 is an LED Controller driven on a 1/7 to 1/8 duty factor. Eleven segment output lines, six grid output lines, 1 segment/grid output lines, one display memory, control

More information

SmartSwitch TM. Wide View LCD 36 x 24 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION

SmartSwitch TM. Wide View LCD 36 x 24 Pushbutton DISTINCTIVE CHARACTERISTICS PART NUMBER & DESCRIPTION Wide View LCD 36 x Pushbutton DISTINCTIVE CHARACTERISTICS Standard with Enhanced LED Illumination: Broad and even light diffusion Consistent backlighting Low energy consumption Programmable LCD Variety

More information

Thiscontrolerdatasheetwasdownloadedfrom htp:/ HD66750S

Thiscontrolerdatasheetwasdownloadedfrom htp:/  HD66750S Crystalfontz Thiscontrolerdatasheetwasdownloadedfrom htp:/www.crystalfontz.com/controlers/ Preliminary HD66750S (128 x 128-dot Graphics LCD Controller/Driver with Four-grayscale Functions) Rev 0.1 November

More information

ABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302. Data Sheet (Ver. 1.20)

ABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302. Data Sheet (Ver. 1.20) ABOV SEMICONDUCTOR 11 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2302 Data Sheet (Ver. 1.20) Version 1.20 Published by FAE Team 2008 ABOV Semiconductor Co., Ltd. All right reserved Additional information

More information

Programmable High Resolution LCD Switches

Programmable High Resolution LCD Switches Programmable High Resolution DISTINCTIVE CHARACTERISTICS High resolution of x pixels colors of backlighting can be controlled dynamically Pushbutton switch or display with LCD, RGB LED backlighting General

More information

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10

EMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS 32F00(CCFL TYPES) EXAMINED BY : FILE NO. CAS ISSUE : FEB.16,2000 TOTAL PAGE : 10 EXAMINED BY : FILE NO. CAS-10094 APPROVED BY: EMERGING DISPLAY TECHNOLOGIES CORPORATION ISSUE : FEB.16,2000 TOTAL PAGE : 10 VERSION : 3 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : 32F00(CCFL TYPES)

More information

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387 MN-3-52-X-S4 1 Watt, 3 52 MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.4 x.387 Typical Applications Military Radios Military Radar SATCOM Test and Measurement Equipment Industrial and Medical

More information

LCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV Rev.A 1/14

LCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV Rev.A 1/14 LCD Segment Drivers Standard Segment Drivers BU9795AKV,BU9795AFV,BU9795AGUW,BU9794AKV,BU97950FUV No.10044EAT06 Description ROHM standard function segment series achieve UltraLow power consumption. Also

More information

ABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102. Data Sheet (Ver. 1.21)

ABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102. Data Sheet (Ver. 1.21) ABOV SEMICONDUCTOR 10 SEGMENT X 7 GRID LED DRIVER WITH KEYSCAN MC2102 Data Sheet (Ver. 1.21) Version 1.21 Published by FAE Team 2008 ABOV Semiconductor Co., Ltd. All right reserved Additional information

More information

HT162X HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 COM

HT162X HT1620 HT1621 HT1622 HT16220 HT1623 HT1625 HT1626 COM Crystalfontz Thiscontrolerdatasheetwasdownloadedfrom htp:/www.crystalfontz.com/controlers/ HT1620 RAM Mapping 324 LCD Controller for I/O MCU Features Logic operating voltage: 2.4V~3.3V LCD voltage: 3.6V~4.9V

More information

HD66766 Rev. 1.0 / 30 November 2001 HD (132 x 176-dot Graphics LCD Controller/Driver for 65K Colors)

HD66766 Rev. 1.0 / 30 November 2001 HD (132 x 176-dot Graphics LCD Controller/Driver for 65K Colors) HD66766 Rev.. / 3 November 2 HD66766 (32 x 76-dot Graphics LCD Controller/Driver for 65K Colors) Rev.. November, 2 Description The HD66766, color-graphics LCD controller and driver LSI, displays 32-by-76-dot

More information

DATA SHEET. PCF8566 Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS May 04

DATA SHEET. PCF8566 Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS May 04 INTEGRATED CIRCUITS DATA SHEET Universal LCD driver for low multiple Supersedes data of 1997 Apr 02 File under Integrated Circuits, IC12 1998 May 04 CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 ORDERING

More information

SPECIFICATIONS FOR LCD MODULE

SPECIFICATIONS FOR LCD MODULE SPECIFICATIONS FOR LCD MODULE CUSTOMER CUSTOMER PART NO. ACMMI PART NO. AMG12864F DESCRIPTION APPROVED BY DATE PAGE 1 OF 1 DOCUMENT REVISION HISTORY: DATE PAGE DESCRIPTION 2005.12. 4 First release PAGE

More information

LCD display module. graphic 122x32 dots

LCD display module. graphic 122x32 dots MT 12232C LCD display module graphic 122x32 dots General description МТ-12232С LCD display module is composed of LSI controller and LCD panel. The display module appearance is shown in Fig. 1. КB145VG4

More information

TFT-LCD Module Model Name : LC201V1-A1SO

TFT-LCD Module Model Name : LC201V1-A1SO TFT-LCD Module Model Name : LC201V1-A1SO 27 Jan 2000 Version No. Date Page Description 0.1 7 Jan 2000 - First Draft 0.2 26 Jan 2000 5 10 13 14 amended: B/L Operating Frequency changed : Module Connector

More information

HIGH-VOLTAGE MIXED-SIGNAL IC. 65x132 STN Controller-Driver. MP Specifications July 17, 2008 Revision ULTRACHIP The Coolest LCD Driver, Ever!

HIGH-VOLTAGE MIXED-SIGNAL IC. 65x132 STN Controller-Driver. MP Specifications July 17, 2008 Revision ULTRACHIP The Coolest LCD Driver, Ever! HIGH-VOLTAGE MIXED-SIGNAL IC 65x132 STN Controller-Driver MP Specifications July 17, 28 Revision 115 ULTRACHIP The Coolest LCD Driver, Ever! UC161S 65x132 STN Controller-Drivers Table of Content INTRODUCTION

More information

Specification V1.1. NLC320F240BTM4 (Status: June 2010) Approval of Specification. Approved by. Admatec Customer

Specification V1.1. NLC320F240BTM4 (Status: June 2010) Approval of Specification. Approved by. Admatec Customer LCD Module NLC320F240BTM4 (Status: June 2010) RoHS Specification V1.1 Approval of Specification Admatec Customer Approved by Date 10.06.2010 This product complies to EU directive 2002/95/EC (RoHS) of January

More information

SPECIFICATION FOR LCD MODULE

SPECIFICATION FOR LCD MODULE SPECIFICATION FOR LCD MODULE Model No. SHZJ12864NCCG Prepared by: Checked by : Verified by : Approved by: Date: Date: Date: Date: SHANGHAI ZHONGJIN ELECTRON CO., LTD Ver. 1.0 REVISION RECORD Date Ver.

More information

PCF8576D. 1. General description. 2. Features. Universal LCD driver for low multiplex rates

PCF8576D. 1. General description. 2. Features. Universal LCD driver for low multiplex rates Rev. 7 18 December 2008 Product data sheet 1. General description 2. Features The is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD) with low multiple rates. It generates

More information

Specifications for Thermopilearrays HTPA8x8, HTPA16x16 and HTPA32x31 Rev.6: Fg

Specifications for Thermopilearrays HTPA8x8, HTPA16x16 and HTPA32x31 Rev.6: Fg Principal Schematic for HTPA16x16: - 1 - Pin Assignment in TO8 for 8x8: Connect all reference voltages via 100 nf capacitors to VSS. Pin Assignment 8x8 Pin Name Description Type 1 VSS Negative power supply

More information

LCD MODULE DEM B SYH-PY

LCD MODULE DEM B SYH-PY DISPLAY ELEKTRONIK GMBH LCD MODULE DEM 128064B SYH-PY Product specification 24/03/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH-PY CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL

More information

Part Number Terminals LCD Mode LED Color. * Simultaneous RGB illumination achieves infinite colors. Forward Current I F 20mA Power Dissipation P d mw

Part Number Terminals LCD Mode LED Color. * Simultaneous RGB illumination achieves infinite colors. Forward Current I F 20mA Power Dissipation P d mw Wide View 36 x Display DISTINCTIVE CHARACTERISTICS Standard with Enhanced Illumination: Programmable to display graphics, alphanumeric characters and animated sequences. Standard SMARTDISPLAY TM can be

More information

SHENZHEN SMILEWAY ELECTRONICS CO.,LTD 图形点阵液晶显示模块使用手册 LCM12864B LCD MODULE USER MANUAL

SHENZHEN SMILEWAY ELECTRONICS CO.,LTD 图形点阵液晶显示模块使用手册 LCM12864B LCD MODULE USER MANUAL SHENZHEN SMILEWAY ELECTRONICS CO.,LTD 图形点阵液晶显示模块使用手册 LCM12864B LCD MODULE USER MANUAL 1. FUNCTIONS & FEATURES Features 一 Dot Matrix: 128 64 Dots 一 LCD Mode: STN 一 Controller IC: KS0107 or Equivalent 一

More information

Specifications. FTS-260 Series

Specifications. FTS-260 Series Specifications DVB-S2 NIM Tuner Date : 2014. 03. 26. Revision F2 #1501, Halla sigma Valley, 442-2 Sangdaewon-dong, Jungwon-gu, Sungnam City, Gyeonggi-do, Korea, 462-807 Tel. 86-755-26508927 Fax. 86-755-26505315-1

More information

Nuvoton Touch Key Series NT086D Datasheet

Nuvoton Touch Key Series NT086D Datasheet DATASHEET Touch Key Series Nuvoton Touch Key Series Datasheet The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced

More information

Displays. AND-TFT-7PA-WV 1440 x 234 Pixels LCD Color Monitor. Features

Displays. AND-TFT-7PA-WV 1440 x 234 Pixels LCD Color Monitor. Features 1440 x 234 Pixels LCD Color Monitor The is a compact full color TFT LCD module, whose driving board is capable of converting composite video signals to the proper interface of LCD panel and is suitable

More information

CLOVER DISPLAY LTD. LCD MODULE SPECIFICATION. Model : ZCG12864R

CLOVER DISPLAY LTD. LCD MODULE SPECIFICATION. Model : ZCG12864R LCD MODULE SPECIFICATION Model : - - - - Revision 00 Engineering PANWU Date 23 JAN 13 Our Reference ADDRESS : BLOCK B4, SHAHE INDUSTRIAL TOWN, NANSHAN, SHENZHEN, CHINA TEL : (86) 755-8609 6773 (SALES OFFICE)

More information

LCD MODULE SPECIFICATION. Model : CV4162D _. Revision 10 Engineering Jackson Fung Date 17 October 2016 Our Reference 4406

LCD MODULE SPECIFICATION. Model : CV4162D _. Revision 10 Engineering Jackson Fung Date 17 October 2016 Our Reference 4406 LCD MODULE SPECIFICATION Model : - - - - _ Revision 10 Engineering Jackson Fung Date 17 October 2016 Our Reference 4406 ADDRESS : 1 st FLOOR, EFFICIENCY HOUSE, 35 TAI YAU STREET, SAN PO KONG, KOWLOON,

More information

VFD Driver/Controller IC

VFD Driver/Controller IC DESCRIPTION is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/11 duty factor. Eleven segment output lines, 6 grid output lines, 5 segment/grid output drive lines, one display memory,

More information

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C FEATURES Synchronization and horizontal part Horizontal sync separator and noise inverter Horizontal oscillator Horizontal output stage Horizontal phase detector (sync to oscillator) Triple current source

More information

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil ADC Peripheral in s Petr Cesak, Jan Fischer, Jaroslav Roztocil Czech Technical University in Prague, Faculty of Electrical Engineering Technicka 2, CZ-16627 Prague 6, Czech Republic Phone: +420-224 352

More information

DOCUMENT REVISION HISTORY 1:

DOCUMENT REVISION HISTORY 1: PAGE 2 OF 22 DOCUMENT REVISION HISTORY 1: DOCUMENT REVISION FROM TO DATE DESCRIPTION CHANGED BY A 2007.10.30 First Release. PHILIP CHENG CHECKED BY PHILIP HO PAGE 3 OF 22 CONTENTS Page No. 1. GENERAL DESCRIPTION

More information

DATA SHEET. PCF8576 Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS Feb 06

DATA SHEET. PCF8576 Universal LCD driver for low multiplex rates INTEGRATED CIRCUITS Feb 06 INTEGRATED CIRCUITS DATA SHEET Universal LCD driver for low multiple Supersedes data of 1997 Nov 18 File under Integrated Circuits, IC12 1998 Feb 06 CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 ORDERING

More information

MBI5050 Application Note

MBI5050 Application Note MBI5050 Application Note Foreword In contrast to the conventional LED driver which uses an external PWM signal, MBI5050 uses the embedded PWM signal to control grayscale output and LED current, which makes

More information

DOGM GRAPHIC SERIES 128x64 DOTS

DOGM GRAPHIC SERIES 128x64 DOTS DOGM GRAPHIC SERIES 128x64 DOTS 27.6.2007 available from 1 pc. off! flat: 5.6mm incl. LED TECHNICAL DATA EA DOGM128W-6 + EA LED55x46-A EA DOGM128B-6 + EA LED55x46-W EA DOGM128W-6 + EA LED55x46-W * HIGH-CONTRAST

More information

CCD Datasheet Electron Multiplying CCD Sensor Back Illuminated, 1024 x 1024 Pixels 2-Phase IMO

CCD Datasheet Electron Multiplying CCD Sensor Back Illuminated, 1024 x 1024 Pixels 2-Phase IMO CCD351-00 Datasheet Electron Multiplying CCD Sensor Back Illuminated, 1024 x 1024 Pixels 2-Phase IMO MAIN FEATURES 1024 x 1024 active pixels 10µm square pixels Variable multiplicative gain Frame rates

More information

LCD MODULE DEM A SBH-PW-N

LCD MODULE DEM A SBH-PW-N DISPLAY Elektronik GmbH LCD MODULE DEM 128064A SBH-PW-N Version:12.1 17/Feb/2008 GENERAL SPECIFICATION MODULE NO. : DEM 128064A SBH-PW-N CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL VERSION

More information

ZR x1032 Digital Image Sensor

ZR x1032 Digital Image Sensor Description Features The PixelCam is a high-performance CMOS image sensor for digital still and video camera products. With its Distributed-Pixel Amplifier design the pixel response is independent of its

More information

VFD Driver/Controller IC

VFD Driver/Controller IC 查询 供应商 Tel : 886-2-29162151 DESCRIPTION is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/12 duty factor. Sixteen segment output lines, 4 grid output lines, 8 segment/grid output drive

More information

Sitronix ST7921. Features : General Description : 96CH Segment Driver For Dot Matrix LCD

Sitronix ST7921. Features : General Description : 96CH Segment Driver For Dot Matrix LCD ST Sitronix PRELIINARY 96CH Segment Driver For Dot atrix LCD Features :!"Display driving bias : static to 1/5!"Power supply for logic : 2.7V ~ 5.5V!"Power supply for LCD voltage (V 0 ~V SS ) : 3V ~ 8V!"Dot

More information

OBSOLETE. CMOS 80 MHz Monolithic (18) Color Palette RAM-DACs ADV478/ADV471

OBSOLETE. CMOS 80 MHz Monolithic (18) Color Palette RAM-DACs ADV478/ADV471 a FEATURES Personal System/2* Compatible 80 MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters 256 24(18) Color Palette RAM 15 24(18) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on

More information

CLOVER DISPLAY LTD. CV9020A MODE OF DISPLAY

CLOVER DISPLAY LTD. CV9020A MODE OF DISPLAY MODE OF DISPLAY Display mode Display condition Viewing direction STN : Yellow green Reflective type 6 O clock Grey Transflective type 12 O clock Blue (negative) Transmissive type 3 O clock FSTN positive

More information

ST2225A. LED Display Driver. Version : A.025 Issue Date : 2001/11/26 File Name Total Pages : 12. : SP-ST2225A-A.025.doc

ST2225A. LED Display Driver. Version : A.025 Issue Date : 2001/11/26 File Name Total Pages : 12. : SP-ST2225A-A.025.doc Version : A.025 Issue Date : 2001/11/26 File Name Total Pages : 12 : SP--A.025.doc LED Display Driver 新竹市科學園區展業㆒路 9 號 7 樓之 1 9-7F-1, Prosperity Road I, Science Based Industrial Park, Hsin-Chu, Taiwan 300,

More information

DEM A SBH-PW-N

DEM A SBH-PW-N DISPLAY Elektronik GmbH CONTENTS LCD MODULE DEM 160160A SBH-PW-N Version : 4.1 29.01.2008 GENERAL SPECIFICATION MODULE NO. : DEM 160160A SBH-PW-N CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL

More information

DEM A SBH-CW-N

DEM A SBH-CW-N Display Elektronik GmbH LCD MODULE DEM 320240A SBH-CW-N Product specification Version : 0 05/03/2007 SPECIFICATION FOR LCM MODULE DEM 320240A SBH-CW-N Customer Approval: SIGNATURE DATE PREPARED BY (RD

More information

Complete 10-Bit, 25 MHz CCD Signal Processor AD9943

Complete 10-Bit, 25 MHz CCD Signal Processor AD9943 a FEATURES 25 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking Function 10-Bit, 25 MSPS A/D Converter No Missing

More information

LCD MODULE SPECIFICATION. Model: CV9018A _. Revision 09 Engineering Longson Yeung Date 11 Feb 2011 Our Reference 9018

LCD MODULE SPECIFICATION. Model: CV9018A _. Revision 09 Engineering Longson Yeung Date 11 Feb 2011 Our Reference 9018 LCD MODULE SPECIFICATION Model: - - - - _ Revision 09 Engineering Longson Yeung Date 11 Feb 2011 Our Reference 9018 ADDRESS : 1 st FLOOR, EFFICIENCY HOUSE, 35 TAI YAU STREET, SAN PO KONG, KOWLOON, HONG

More information

LCD MODULE SPECIFICATION

LCD MODULE SPECIFICATION MULTIINNO TECHNOLOGY CO., LTD. LCD MODULE SPECIFICATION Model : MI0350D1T2 Revision Engineering Date Our Reference MODULE NO.: MI0350D1T2 DOCUMENT REVISION HISTORY DOCUMENT REVISION DATE FROM TO DESCRIPTION

More information

DEM K SBH-PW-N

DEM K SBH-PW-N Display Elektronik GmbH LCD MODULE DEM 128064K SBH-PW-N Product Specification Ver.: 0 13/Nov./2009 Version: 0 PAGE: 1 SPECIFICATION FOR LCM MODULE MODULE NO: DEM 128064K SBH-PW-N Customer Approval: SIGNATURE

More information

Thiscontrolerdatasheetwasdownloadedfrom htp:/ SSD1331. Advance Information

Thiscontrolerdatasheetwasdownloadedfrom htp:/  SSD1331. Advance Information SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA Crystalfontz Thiscontrolerdatasheetwasdownloadedfrom htp:/www.crystalfontz.com/controlers/ SSD1331 Advance Information 96RGB x 64 Dot Matrix OLED/PLED Segment/Common

More information

Complete 12-Bit 40 MHz CCD Signal Processor AD9945

Complete 12-Bit 40 MHz CCD Signal Processor AD9945 Complete 12-Bit 40 MHz CCD Signal Processor AD9945 FEATURES 40 MSPS Correlated Double Sampler (CDS) 6 db to 40 db 10-Bit Variable Gain Amplifier (VGA) Low Noise Optical Black Clamp Circuit Preblanking

More information

PCF General description. 2. Features and benefits. Universal 60 x 4 LCD segment driver for multiplex rates up to 1:4

PCF General description. 2. Features and benefits. Universal 60 x 4 LCD segment driver for multiplex rates up to 1:4 Universal 60 x 4 LCD segment driver for multiplex rates up to 1:4 Rev. 4 11 May 2017 Product data sheet 1. General description The is a peripheral device which interfaces to almost any Liquid Crystal Display

More information

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I

More information

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99

Hitachi Europe Ltd. ISSUE : app084/1.0 APPLICATION NOTE DATE : 28/04/99 APPLICATION NOTE DATE : 28/04/99 Design Considerations when using a Hitachi Medium Resolution Dot Matrix Graphics LCD Introduction Hitachi produces a wide range of monochrome medium resolution dot matrix

More information

128x64 COG Graphic Modules

128x64 COG Graphic Modules 128x64 COG Graphic Modules CI064-4021- Description IDS have introduced an unprecedented array of technologies and backlight colours to enhance your product design. Utilising our 128x64 COG module, designers

More information

LCD MODULE DEM A FGH-PW

LCD MODULE DEM A FGH-PW DISPLAY Elektronik GmbH LCD MODULE DEM 128064A FGH-PW Product specification Version :12 07/Jun/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064A FGH-PW CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE

More information

CHIMEI INNOLUX DISPLAY CORPORATION

CHIMEI INNOLUX DISPLAY CORPORATION DISPLAY CORPORATION LCD MODULE SPECIFICATION Customer: Model Name: AT043TN20 Date: 2010/05/10 Version: 01 Preliminary Specification Final Specification Remark 4.3 FOG (FPC:44.05mm) For Customer s Acceptance

More information