Macronix OctaFlash Serial NOR Flash White Paper
|
|
- Solomon Potter
- 5 years ago
- Views:
Transcription
1 Macronix OctaFlash Serial NOR Flash White Paper Introduction Macronix, a leading provider of non-volatile memory solutions, is the world s leading supplier of ROM and Serial NOR Flash products. Macronix currently produces ROM, NOR Flash, and NAND Flash memories in a wide range of densities for embedded, consumer, enterprise, wireless, and automotive applications. NOR flash is normally used for system boot up, application code and data storage. Today s multi task systems require flash to be not only high performance, high density, and high quality but also low cost, low pin count and easy to implement using a simple interface. Higher performance requires higher data bandwidths, but existing Serial NOR Flash devices have two major factors that are bandwidth limiting. The first factor is the maximum number of I/Os is typically limited to four (Quad I/O). The second and more important factor is the maximum practical clock rate is ~133MHz. This frequency limitation is not necessarily device related; it is primarily due to the round trip clock and data path delays that exist between the SoC/ASIC and the flash device. At higher clock rates, output data from the flash device is skewed relative to the SoC/ASIC clock and arrives too late to be reliably captured by the SoC/ASIC. This paper will show how the new Macronix OctaFlash Serial NOR Flash overcomes these two bandwidth limitations and still provides a perfect low cost, low pin count solution using a simple interface. OctaFlash Serial NOR Flash Design Macronix OctaFlash provides high operational performance by introducing several innovative design features: 8 I/O pins (SIO[7:0] in "Figure 1: MCU and Flash Block Diagram"): A Byte of data is transferred each clock cycle ("Figure 2: Page Program (PP) Sequence in x8 STR-OPI Mode"). This allows for twice the data transfer rate of current quad I/O flash and 8 times that of flash using single I/O mode at the same clock rate. Figure 1: MCU and Flash Block Diagram P/N: AN0447 1
2 WHITE PAPER Figure 2: Page Program (PP) Sequence in x8 STR-OPI Mode tchsh CS# SCLK tslch SIO[7:0] 02h FDh A[31:24] A[23:16] A[15:8] A[7:0] D0 D1 D254 D255 DTR (Double Transfer Rate) mode is supported and uses both the rising and falling edges of the clock to transfer instructions, addresses, and data ("Figure 3: Read Mode in x8 DTR-OPI"). This effectively doubles the bandwidth without increasing the number of I/O pins or clock rate. When using a 200MHz clock, DTR allows the device reach its target bandwidth of 400MB/sec. Figure 3: Read Mode in x8 DTR-OPI CS# SCLK DQS SIO[7:0] EEh 11h A[31:24]A[23:16] A[15:8] A[7:0] D1 D0 D3 D2 Address Dummy word unit word unit P/N: AN0447 2
3 Data Strobe (DQS) pin: an output reference clock added to enable the SoC/ASIC to reliably capture data at much higher clock rates. The DQS can be treated as a special type of data as they are bundled and tightly linked with data (source synchronous). Strobes save power because they are active only in the presence of data, unlike clocks, which are active continuously. It only needs one extra pin (does not use or require an inverse DQS pin) for signal synchronization. When the system is using high speed DTR mode, the Macronix flash device synchronizes DQS with SIO[7:0] output data to help the SoC/ASIC locate the center of the valid data window known as the data eye ("Figure 4: DTR Mode SIO[7:0] Data Eye, DQS, and SoC/ASIC Data Capture Strobe"). Since DQS output edges are aligned with the SIO[7:0] output edges in DTR mode, the SoC/ASIC finding the center of DQS will also locate the center of the data eye and can be used to capture data reliably at very high clock rates. Figure 4: DTR Mode SIO[7:0] Data Eye, DQS, and SoC/ASIC Data Capture Strobe Data Valid Window SIO[7:0] data eye DQS aligned with SIO[7:0] DQS SoC/ASIC data capture strobe derived from DQS P/N: AN0447 3
4 Single I/O compatibility: Legacy and current applications usually boot up in Single I/O mode and switch to high speed mode to access the flash memory later on. To remain compatible, Macronix OctaFlash devices retain Single I/O functionality after power-up to reduce firmware development time and helping to improve your application release schedule ("Figure 5: Page Program (PP) Sequence in x1 Single I/O Mode"). Figure 5: Page Program (PP) Sequence in x1 Single I/O Mode CS# SCLK Command 24-Bit Address Data Byte 1 SI 02h MSB MSB CS# SCLK Data Byte 2 Data Byte 3 Data Byte 256 SI MSB MSB MSB P/N: AN0447 4
5 WHITE PAPER When implementing new system components, it takes time and cost to verify the system. This Macronix solution provides a low cost and simple way to reduce your migration effort. In hardware design, the device interface is based on the traditional serial NOR interface. In addition, SoC/ASIC designs only need to add an extra 4 I/O pins to implement the Octa I/O solution. There is no requirement to spend extra cost to add components or related peripheral devices, such as a PHY, to enable the high speed DTR mode. In software design, it is backward compatible with Single I/O mode, so that software modification only needs to focus on Octa I/O mode implementation. The self-timed Page Program Cycle time (tpp) is initiated as soon as Chip Select (CS#) goes high. CS# must remain low during the whole Page Program command sequence, and CS# must go high exactly at the byte boundary (the latest 8 bits of data being latched in SPI mode) or while SCLK is low in DTR-OPI mode. Otherwise, the instruction will be rejected and will not be executed. The sequence of issuing PP instruction is: CS# goes low sending PP instruction code 4-byte address at least 1-byte of data in SPI and STR-OPI mode; at least two bytes of data in DTR-OPI mode CS# goes high ("Figure 6: DTR Mode Write Waveform").. Figure 6: DTR Mode Write Waveform tslch tclsh CS# SCLK SIO[7:0] 02h FDh A A A A [31:24] [23:16] [15:8] [7:0] D1 D0 D255 D254 word unit word unit Note: tslch=cs# Active Setup Time (relative to SCLK); tclsh=cs# active hold time DQ to DQS Skew control: DQS-DQ skew can occur when the routing of output paths are not matched and when there is simultaneous-switching-noise. For high-speed operation, DQS-DQ skew adjustment becomes critical. The Macronix OctaFlash provides a skew adjustment feature that minimizes skew to enhance the high-speed system interface. Preamble feature: The Preamble Bit data pattern is an alternative to the DQS method of finding the center of the output data eye. It is designed as a known 16-bit data pattern that can be used as a reference while the SoC/ASIC adjusts its data latch strobe delay. It can be enabled or disabled by setting the Configuration Register. High reliability and quality: Very cold or hot environments can have a negative impact on flash. Macronix understands this and has developed flash capable of operating reliably in the industrial temperature ranges of -40 C to 85 C. Macronix devices are developed with specific NOR technology that is compliant with JEDEC standards that ensure endurance and data retention requirements. Macronix OctaFlash products have an endurance of 100K cycles and 20 years of data retention. Macronix also has an Automotive grade program where wider temperature ranges are supported while still supporting our basic endurance and data retention standards. P/N: AN0447 5
6 High Level Solution Macronix 1.8V OctaFlash support a 200MHz clock rate with DTR in x8 mode to achieve a 400MB/sec throughput which makes it ideal for in XiP (Execute-in-Place) applications as well as in SnD (Store and Download) applications. "Figure 7: Serial NOR Flash Read Performance" illustrates the Read performance improvement which can be realized when using the OctaFlash at 200MHz with DTR vs traditional Single I/O Serial NOR Flash or current fast Quad I/O products, which typically run at 133Mhz to 166MHz without DTR. Figure 7: Serial NOR Flash Read Performance MB/s Traditional x1 I/O 133MHz Current fast solution x4 I/O 133MHz 6 ~ 24 times faster Throughput (MB/s) x8 I/O 200MHz DTR Serial NOR Flash read performance, when compared to Parallel NOR Flash, used to be limited by I/O pin count. Now, the OctaFlash x8 I/O bus has doubled the I/O pin count vs QSPI solutions, and provides a better solution than any previous serial flash family. And with OctaFlash support of DTR mode, it provides 6 times better read performance than the Page Read function of Parallel NOR Flash and 2 times the random read throughout using XIP mode. With these kind of performance improvements, it is obvious that OctaFlash offers a clear advantage for system boot up, data transferring, and massive data accessing (such as GUI) applications. P/N: AN0447 6
7 Figure 8: Parallel NOR Flash, and Serial NOR Flash Read Performance MB/s Parallel NOR Flash x16, Page Read 70ns (taa), 25ns (tpa) 6 times faster Throughput (MB/s) Serial NOR Flash x8 I/O 200MHz DTR Figure 9: Parallel NOR Flash, NAND Flash and Serial NOR Flash Random Read Performance MB/s 1.8~2.6 times faster 0 1 Byte 16 Byte 32 Byte 64 Byte 128 Byte 256 Byte Throughput (MB/s) Serial NOR Flash 8xI/O DTR 200MHz DTR Parallel NOR Flash x16, Page Read 70ns (taa), 25ns (tpa) Serial NOR Flash 4xI/O 133MHz NAND Flash x8, 25us (tr) 20ns (twc), 20ns (trc) P/N: AN0447 7
8 The NAND flash interface is very similar to serial flash when using the page read function to reduce data read time. Macronix Octa I/O DTR mode throughput is 8 times faster than NAND flash throughput. In performance critical applications, Macronix OctaFlash is a superior solution. Figure 10: OctaFlash vs NAND Flash Read Performance MB/s NAND Flash x8, 25us (tr) 20ns (twc), 20ns (trc) 8 times faster Throughput (MB/s) Serial NOR Flash x8 I/O 200MHz DTR Reducing programming time will reduce production cost in a factory Mass Production line. Macronix OctaFlash has improved programming performance to reduce MP cost and reduce data storage time requirements. OctaFlash throughput is 2 times that of similar density Macronix devices. Figure 11: Serial NOR Flash Page Program Performance MB/s x1 I/O 133MHz x4 I/O 133MHz 2 times faster Throughput (MB/s) x8 I/O 200MHz DTR Notes: 1. Macronix Octa I/O device program time: 200us (Typ.) 2. Current Macronix device program time: 500us (Typ.) P/N: AN0447 8
9 Summary Macronix OctaFlash with high speed DTR allows for a fast system boot and short data access times. By making use of the DQS (Data Strobe) pin, your system can more reliably receive stable data during high speed DTR data transfers. In addition, Macronix competitive pricing makes this an ideal high performance solution. Macronix OctaFlash devices target multiple product applications including automotive control and entertainment systems, DSLR cameras, laptop gamming, and FPGA configuration. These systems require high speed access to reduce boot up time and improve multitasking system performance. Figure 12: OctaFlash Field Applications Automotive Cluster ADAS Camera Data Communication FPGA Configuration Digital Camera P/N: AN0447 9
10 Revision History Revision No. Description Page Date Rev. 1 Initial Release ALL 17 th, June, 2016 P/N: AN
11 Except for customized products which have been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it s suppliers and/or distributors shall be released from any and all liability arisen therefrom. Copyright Macronix International Co., Ltd All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, NBit, Nbit, NBiit, Macronix NBit, elite- Flash, HybridNVM, HybridFlash, XtraROM, Phines, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vee, Macronix MAP, Rich Au dio, Rich Book, Rich TV, and FitCAM. The names and brands of third party referred thereto (if any) are for identification purposes only. For the contact and order information, please visit Macronix s Web site at: MACRONIX INTERNATIONAL CO., LTD. reserves the right to change product and specifications without notice. P/N: AN
Comparing Low Density SPI EEPROM with Macronix Serial NOR Flash
Comparing Low Density SPI EEPROM with Macronix Serial NOR Flash 1. Introduction This application note serves as a guide to compare low density SPI EEPROM with Macronix 512Kb low density Serial NOR Flash.
More informationFM25F01 1M-BIT SERIAL FLASH MEMORY
FM25F01 1M-BIT SERIAL FLASH MEMORY Dec. 2014 FM25F01 1M-BIT SERIAL FLASH MEMORY Ver. 1.2 1 INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI FUDAN
More informationComparing JTAG, SPI, and I2C
Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more
More informationSMPTE-259M/DVB-ASI Scrambler/Controller
SMPTE-259M/DVB-ASI Scrambler/Controller Features Fully compatible with SMPTE-259M Fully compatible with DVB-ASI Operates from a single +5V supply 44-pin PLCC package Encodes both 8- and 10-bit parallel
More information1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387
MN-3-52-X-S4 1 Watt, 3 52 MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.4 x.387 Typical Applications Military Radios Military Radar SATCOM Test and Measurement Equipment Industrial and Medical
More informationTable 1. EBI Bus Control Signals
HT32 Series EBI /N: AN0470E Overview The parallel bus interface used for the HT32 microcontroller family, named EBI or the External Bus Interface, allows access to external asynchronous parallel bus devices
More informationHigh-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George
Application Note: Virtex-4 FPGAs XAPP721 (v2.2) July 29, 2009 High-Performance DD2 SDAM Interface Data Capture Using ISEDES and OSEDES Author: Maria George Summary This application note describes a data
More informationFM25F04A 4M-BIT SERIAL FLASH MEMORY
FM25F04A 4M-BIT SERIAL FLASH MEMORY Dec. 2014 FM25F04A 4M-BIT SERIAL FLASH MEMORY Ver 1.3 1 INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHANGHAI
More informationApplication Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU
Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU Version: 1.0 Date: December 14, 2004 Designed and Developed By: System Level Solutions,
More informationACE25QA512G 512K BIT SPI NOR FLASH
Description The ACE25QA512G is 512K-bit Serial Peripheral Interface (SPI) Flash memory, and supports the Dual SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO). The Dual Output data is transferred
More informationDEDICATED TO EMBEDDED SOLUTIONS
DEDICATED TO EMBEDDED SOLUTIONS DESIGN SAFE FPGA INTERNAL CLOCK DOMAIN CROSSINGS ESPEN TALLAKSEN DATA RESPONS SCOPE Clock domain crossings (CDC) is probably the worst source for serious FPGA-bugs that
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationLogic Analysis Basics
Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What
More informationCombinational vs Sequential
Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs
More informationMemory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family R XAPP701 (v1.4) October 2, 2006 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
More informationSolutions to Embedded System Design Challenges Part II
Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.
More informationHCS08 SG Family Background Debug Mode Entry
Freescale Semiconductor Application Note Document Number: AN3762 Rev. 0, 08/2008 HCS08 SG Family Background Debug Mode Entry by: Carl Hu Sr. Field Applications Engineer Kokomo, IN, USA 1 Introduction The
More informationNS8050U MICROWIRE PLUSTM Interface
NS8050U MICROWIRE PLUSTM Interface National Semiconductor Application Note 358 Rao Gobburu James Murashige April 1984 FIGURE 1 Microwire Mode Functional Configuration TRI-STATE is a registered trademark
More informationHow to Enable Debugging for FLEXSPI NOR Flash
NXP Semiconductors Document Number: AN12183 Application Notes Rev. 0, 05/2018 How to Enable Debugging for FLEXSPI NOR Flash 1. Introduction The i.mx RT Series is industry s first crossover processor provided
More informationV6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver
EM MICROELECTRONIC - MARIN SA 2, 4 and 8 Mutiplex LCD Driver Description The is a universal low multiplex LCD driver. The version 2 drives two ways multiplex (two blackplanes) LCD, the version 4, four
More informationPRO-HDMI2HD. HDMI to SDI/3G-HD-SD Converter. User Manual. Made in Taiwan
PRO-HDMI2HD HDMI to SDI/3G-HD-SD Converter User Manual Made in Taiwan rev.1008 103 Quality Circle, Suite 210 Huntsville, Alabama 35806 Tel: (256) 726-9222 Fax: (256) 726-9268 Email: service@pesa.com Safety
More informationGM69010H DisplayPort, HDMI, and component input receiver Features Applications
DisplayPort, HDMI, and component input receiver Data Brief Features DisplayPort 1.1 compliant receiver DisplayPort link comprising four main lanes and one auxiliary channel HDMI 1.3 compliant receiver
More informationCLT-353R & CLT-353L CAMERA LINK TRANSLATOR. User s Manual. Document # , Rev 0.1, 4/19/2013 preliminary
CLT-353R & CLT-353L CAMERA LINK TRANSLATOR User s Manual Document # 201201, Rev 0.1, 4/19/2013 preliminary Vivid Engineering 159 Memorial Drive, Suite F Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930
More informationL9822E OCTAL SERIAL SOLENOID DRIVER
L9822E OCTAL SERIAL SOLENOID DRIVER EIGHT LOW RDSon DMOS OUTPUTS (0.5Ω AT IO = 1A @ 25 C VCC = 5V± 5%) 8 BIT SERIAL INPUT DATA (SPI) 8 BIT SERIAL DIAGNOSTIC OUTPUT FOR OVERLOAD AND OPEN CIRCUIT CONDITIONS
More information3/5/2017. A Register Stores a Set of Bits. ECE 120: Introduction to Computing. Add an Input to Control Changing a Register s Bits
University of Illinois at Urbana-Champaign Dept. of Electrical and Computer Engineering ECE 120: Introduction to Computing Registers A Register Stores a Set of Bits Most of our representations use sets
More informationSignalTap Plus System Analyzer
SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166
More information64CH SEGMENT DRIVER FOR DOT MATRIX LCD
64CH SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The (TQFP type: S6B2108) is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display systems. This device consists of the
More informationChapter 7 Memory and Programmable Logic
EEA091 - Digital Logic 數位邏輯 Chapter 7 Memory and Programmable Logic 吳俊興國立高雄大學資訊工程學系 2006 Chapter 7 Memory and Programmable Logic 7-1 Introduction 7-2 Random-Access Memory 7-3 Memory Decoding 7-4 Error
More informationM89 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs
In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs DATA BRIEFING Single Supply Voltage: 5V±10% for M9xxFxY 3 V (+20/ 10%) for M9xxFxW 1 or 2 Mbit of Primary Flash Memory
More informationSingle Channel LVDS Tx
April 2013 Introduction Reference esign R1162 Low Voltage ifferential Signaling (LVS) is an electrical signaling system that can run at very high speeds over inexpensive twisted-pair copper cables. It
More informationIntroduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1
2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The
More informationEvaluating Oscilloscopes to Debug Mixed-Signal Designs
Introduction Evaluating Oscilloscopes to Debug Mixed-Signal Designs Our thanks to Agilent for allowing us to reprint the following article. Today s embedded designs based on microcontrollers (MCUs) and
More informationBY25D10/05. Features. Boya Microelectronics Memory Series 1M/512K BIT SPI NOR FLASH
Boya Microelectronics Memory Series Features 1M/512K BIT SPI NOR FLASH Serial Peripheral Interface (SPI) - Standard SPI:,,, SO, /WP - Dual SPI:,, IO0, IO1, /WP Read - Normal Read (Serial): 55MHz clock
More informationDesign and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)
ECE 574: Modeling and synthesis of digital systems using Verilog and VHDL Fall Semester 2017 Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and
More informationHow to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines
How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by
More informationVG5761, VG5661 VD5761, VD5661 Data brief
VG5761, VG5661 VD5761, VD5661 Data brief Automotive 1.6-2.3 megapixel high-dynamic global shutter image sensor Features Product summary Root part number Resolution (megapixel) Package VG5661 1.6 IM2BGA
More informationRF4432 wireless transceiver module
RF4432 wireless transceiver module 1. Description RF4432 adopts Silicon Lab Si4432 RF chip, which is a highly integrated wireless ISM band transceiver. The features of high sensitivity (-121 dbm), +20
More informationPrototyping an ASIC with FPGAs. By Rafey Mahmud, FAE at Synplicity.
Prototyping an ASIC with FPGAs By Rafey Mahmud, FAE at Synplicity. With increased capacity of FPGAs and readily available off-the-shelf prototyping boards sporting multiple FPGAs, it has become feasible
More informationMemory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George
Application Note: Virtex-4 Family XAPP701 (v1.3) September 13, 2005 Memory Interfaces Data Capture Using Direct Clocking Technique Author: Maria George Summary This application note describes the direct-clocking
More informationA25L512A Series. 512Kbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors. Document Title. Revision History. AMIC Technology Corp.
512Kbit Low Voltage, erial Flash Memory With 100MHz Uniform 4KB ectors Document Title 512Kbit Low Voltage, erial Flash Memory With 100MHz Uniform 4KB ectors Revision History Rev. No. History Issue Date
More informationS6B CH SEGMENT DRIVER FOR DOT MATRIX LCD
64 CH SEGMENT DRIVER FOR DOT MATRIX LCD June. 2000. Ver. 0.0 Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by
More informationNT Output LCD Segment/Common Driver NT7701. Features. General Description. Pin Configuration 1 V1.0
160 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency : 14 MHz (Max.) (VDD = 5V ± 10%) 8 MHz (Max.) (VDD = 2.5V - 4.5V)! Adopts a data bus system! 4-bit/8-bit parallel input
More informationChapter 5 Flip-Flops and Related Devices
Chapter 5 Flip-Flops and Related Devices Chapter 5 Objectives Selected areas covered in this chapter: Constructing/analyzing operation of latch flip-flops made from NAND or NOR gates. Differences of synchronous/asynchronous
More informationVFD Driver/Controller IC
DESCRIPTION is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/11 duty factor. Eleven segment output lines, 6 grid output lines, 5 segment/grid output drive lines, one display memory,
More informationCopyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or transmitted in any
Document Version: Document Number: V1.1.0 NS110100423 A8s Receiving Card Copyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted
More informationAPPLICATION NOTE VACUUM FLUORESCENT DISPLAY MODULE
AN-E-3237A APPLICATION NOTE VACUUM FLUORESCENT DISPLAY MODULE GRAPIC DISPLAY MODULE GP92A1A GENERAL DESCRIPTION FUTABA GP92A1A is a graphic display module using a FUTABA 128 64 VFD. Consisting of a VFD,
More informationEnable input provides synchronized operation with other components
PSoC Creator Component Datasheet Pseudo Random Sequence (PRS) 2.0 Features 2 to 64 bits PRS sequence length Time Division Multiplexing mode Serial output bit stream Continuous or single-step run modes
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - III Sequential Logic I Sequential circuits: latches flip flops analysis of clocked sequential circuits state reduction and assignments Registers and Counters: Registers shift registers ripple counters
More informationScan. This is a sample of the first 15 pages of the Scan chapter.
Scan This is a sample of the first 15 pages of the Scan chapter. Note: The book is NOT Pinted in color. Objectives: This section provides: An overview of Scan An introduction to Test Sequences and Test
More informationIoT Toolbox Mobile Application User Manual
Rev. 0 19 December 2017 User Manual Document information Info Keywords Abstract Content User Manual, IoT, Toolbox The IoT Toolbox is a mobile application developed by NXP Semiconductors and designed for
More informationMT8806 ISO-CMOS 8x4AnalogSwitchArray
MT886 ISO-CMOS 8x4AnalogSwitchArray Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5 V to 3.2 V 2Vpp analog signal capability R ON 65 max. @
More informationRF4432F27 wireless transceiver module
RF4432F27 wireless transceiver module 1. Description RF4432F27 is 500mW RF module embedded with amplifier and LNA circuit. High quality of component, tightened inspection and long term test make this module
More informationLY62L K X 16 BIT LOW POWER CMOS SRAM
REVISION ISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 2.0 Revised ISB(max) : 0.5mA => 1.25mA May.11.2006 Rev. 2.1 Revised Package Outline Dimension(TSOP-II) Apr.12.2007
More informationData Converters and DSPs Getting Closer to Sensors
Data Converters and DSPs Getting Closer to Sensors As the data converters used in military applications must operate faster and at greater resolution, the digital domain is moving closer to the antenna/sensor
More informationSTA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages
STA2051 VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS DATA BRIEF 1 FEATURES ARM7TDMI 16/32 bit RISC CPU based host microcontroller. Complete Embedded Memory System:
More informationST25TV02K ST25TV512. NFC Type 5 / RFID tag IC with EEPROM up to 2-Kbit, product identification and protection. Features
ST25TV02K ST25TV512 NFC Type 5 / RFID tag IC with EEPROM up to 2-Kbit, product identification and protection Data brief UFDFPN5 (1.7x1.4 mm) Features Wafer Contactless interface Based on ISO/IEC 15693
More informationMicrocontrollers and Interfacing week 7 exercises
SERIL TO PRLLEL CONVERSION Serial to parallel conversion Microcontrollers and Interfacing week exercises Using many LEs (e.g., several seven-segment displays or bar graphs) is difficult, because only a
More informationDigital Audio Design Validation and Debugging Using PGY-I2C
Digital Audio Design Validation and Debugging Using PGY-I2C Debug the toughest I 2 S challenges, from Protocol Layer to PHY Layer to Audio Content Introduction Today s digital systems from the Digital
More informationDS2176 T1 Receive Buffer
T1 Receive Buffer www.dalsemi.com FEATURES Synchronizes loop timed and system timed T1 data streams Two frame buffer depth; slips occur on frame boundaries Output indicates when slip occurs Buffer may
More informationCLR-101C CAMERA LINK REPEATER. User s Manual. Document # , Rev 1.0, 2/24/2013
LINK REPEATER User s Manual Document # 200624, Rev 1.0, 2/24/2013 Vivid Engineering 159 Memorial Drive, Suite F Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930 www.vividengineering.com info@vividengineering.com
More informationDLP Pico Chipset Interface Manual
Data Sheet TI DN 2510477 Rev A May 2009 DLP Pico Chipset Interface Manual Data Sheet TI DN 2510477 Rev A May 2009 IMPORTANT NOTICE BEFORE USING TECHNICAL INFORMATION, THE USER SHOULD CAREFULLY READ THE
More information82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
Y Y Y Y Y 82C55A CHMOS PROGRAMMABLE PERIPHERAL INTERFACE Compatible with all Intel and Most Other Microprocessors High Speed Zero Wait State Operation with 8 MHz 8086 88 and 80186 188 24 Programmable I
More informationIP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES
Four Independent Channels Digital Down Conversion Core for FPGA v1.2 FEATURES Four independent channels, 24 bit DDC Four 16 bit inputs @ Max 250 MSPS Tuning resolution up to 0.0582 Hz SFDR >115 db for
More informationLow-speed serial buses are used in wide variety of electronics products. Various low-speed buses exist in different
Low speed serial buses are widely used today in mixed-signal embedded designs for chip-to-chip communication. Their ease of implementation, low cost, and ties with legacy design blocks make them ideal
More informationOMNISTAR GX2. GX2-LM1000E Series 1310 nm Broadcast Transmitter DATA SHEET BENEFITS. 1 GHz bandwidth
DATA SHEET BENEFITS OMNISTAR GX2 GX2-LM1000E Series 1310 nm Broadcast Transmitter 1 GHz bandwidth High module density up to 16 transmitter modules in a 4 RU housing High performance: Advanced predistortion
More informationNT Output LCD Segment/Common Driver. Features. General Description. Pin Configuration 1 V1.0 NT7702
240 Output LCD Segment/Common Driver Features (Segment mode)! Shift Clock frequency: 20 MHz (Ma.) (VDD = 5 V ± 10%)! Adopts a data bus system! 4-bit/8-bit parallel input modes are selectable with a mode
More informationTIL311 HEXADECIMAL DISPLAY WITH LOGIC
TIL311 Internal TTL MSI IC with Latch, Decoder, and Driver 0.300-Inch (7,62-mm) Character Height Wide Viewing Angle High Brightness Left-and-Right-Hand Decimals Constant-Current Drive for Hexadecimal Characters
More informationLCD MODULE DEM B SYH
DISPLAY Elektronik GmbH LCD MODULE DEM 128064B SYH Product specification Version:0 09/Okt/2006 GENERAL SPECIFICATION MODULE NO. : DEM 128064B SYH CUSTOMER P/N VERSION NO. CHANGE DESCRIPTION DATE 0 ORIGINAL
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are the digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs.
More informationGALILEO Timing Receiver
GALILEO Timing Receiver The Space Technology GALILEO Timing Receiver is a triple carrier single channel high tracking performances Navigation receiver, specialized for Time and Frequency transfer application.
More informationAltera JESD204B IP Core and ADI AD9144 Hardware Checkout Report
2015.12.18 Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report AN-749 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationL14: Final Project Kickoff. L14: Spring 2007 Introductory Digital Systems Laboratory
L14: Final Project Kickoff 1 Schedule - I Form project teams by April 4th Project Abstract (Due April 9 th in 38-107 by 1PM) Start discussing project ideas with the 6.111 staff Each group should meet with
More informationFEATURES APPLICATIONS BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic QFP Package. Twelve segment output lines, 8 grid
More informationAN2415 Application note
AN Application note Using the output detection feature of the high-brightness LED driver STP0CDC evaluation board Introduction Note: This document describes how to implement a complete solution for driving
More informationTroubleshooting EMI in Embedded Designs White Paper
Troubleshooting EMI in Embedded Designs White Paper Abstract Today, engineers need reliable information fast, and to ensure compliance with regulations for electromagnetic compatibility in the most economical
More informationSTEVAL-CCM003V1. Graphic panel with ZigBee features based on the STM32 and SPZBE260 module. Features. Description
Graphic panel with ZigBee features based on the STM32 and SPZBE260 module Data brief Features Microsoft FAT16/FAT32 compatible library JPEG decoder algorithm S-Touch -based touch keys for menu navigation
More informationISELED - A Bright Future for Automotive Interior Lighting
ISELED - A Bright Future for Automotive Interior Lighting Rev 1.1, October 2017 White Paper Authors: Roland Neumann (Inova), Robert Isele (BMW), Manuel Alves (NXP) Contents More than interior lighting...
More informationSystem-Level Timing Closure Using IBIS Models
System-Level Timing Closure Using IBIS Models Barry Katz President/CTO, SiSoft Asian IBIS Summit Asian IBIS Summit Tokyo, Japan - October 31, 2006 Signal Integrity Software, Inc. Agenda High Speed System
More informationLaboratory Exercise 4
Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be
More informationMask Set Errata for Mask 1M07J
Mask Set Errata MSE9S08SH32_1M07J Rev. 3, 4/2009 Mask Set Errata for Mask 1M07J Introduction This report applies to mask 1M07J for these products: MC9S08SH32 MCU device mask set identification The mask
More informationOptimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015
Optimization of Multi-Channel BCH Error Decoding for Common Cases Russell Dill Master's Thesis Defense April 20, 2015 Bose-Chaudhuri-Hocquenghem (BCH) BCH is an Error Correcting Code (ECC) and is used
More informationFEATURES DESCRIPTION APPLICATION BLOCK DIAGRAM. PT6311 VFD Driver/Controller IC
VFD Driver/Controller IC DESCRIPTION PT6311 is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/8 to 1/16 duty factor housed in 52-pin plastic LQFP Package. Twelve segment output lines, 8 grid
More informationL14: Final Project Kickoff. L14: Spring 2006 Introductory Digital Systems Laboratory
L14: Final Project Kickoff 1 Schedule - I Form project teams this week (nothing to turn in) Project Abstract (Due April 10 th in 38-107 by 1PM) Start discussing project ideas with the 6.111 staff Each
More informationMore on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 <98> 98
More on Flip-Flops Digital Design and Computer Architecture: ARM Edition 2015 Chapter 3 98 Review: Bit Storage SR latch S (set) Q R (reset) Level-sensitive SR latch S S1 C R R1 Q D C S R D latch Q
More informationObjectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath
Objectives Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath In the previous chapters we have studied how to develop a specification from a given application, and
More informationSaving time & money with JTAG
Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use
More informationSTV output dot-matrix display driver. Features. Description
320 output dot-matrix display driver Preliminary Data Features High-voltage, row/column driver IC 320, tri-level (high-voltage, medium voltage and ground) power outputs: capable of operating at 90V, absolute
More informationDIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS One common requirement in digital circuits is counting, both forward and backward. Digital clocks and
More informationLogic Analyzer Triggering Techniques to Capture Elusive Problems
Logic Analyzer Triggering Techniques to Capture Elusive Problems Efficient Solutions to Elusive Problems For digital designers who need to verify and debug their product designs, logic analyzers provide
More informationInnovative Fast Timing Design
Innovative Fast Timing Design Solution through Simultaneous Processing of Logic Synthesis and Placement A new design methodology is now available that offers the advantages of enhanced logical design efficiency
More informationOL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0. General Description. Applications. Features
OL_H264MCLD Multi-Channel HDTV H.264/AVC Limited Baseline Video Decoder V1.0 General Description Applications Features The OL_H264MCLD core is a hardware implementation of the H.264 baseline video compression
More informationA 400MHz Direct Digital Synthesizer with the AD9912
A MHz Direct Digital Synthesizer with the AD991 Daniel Da Costa danieljdacosta@gmail.com Brendan Mulholland firemulholland@gmail.com Project Sponser: Dr. Kirk W. Madison Project 11 Engineering Physics
More informationAgilent N6465A emmc Compliance Test Application
Agilent N6465A emmc Compliance Test Application Methods of Implementation Agilent Technologies Notices Agilent Technologies, Inc. 2013 No part of this manual may be reproduced in any form or by any means
More informationTechnical Note PowerPC Embedded Processors Video Security with PowerPC
Introduction For many reasons, digital platforms are becoming increasingly popular for video security applications. In comparison to traditional analog support, a digital solution can more effectively
More informationParallel Peripheral Interface (PPI)
The World Leader in High Performance Signal Processing Solutions Parallel Peripheral Interface (PPI) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance
More informationL13: Final Project Kickoff. L13: Spring 2005 Introductory Digital Systems Laboratory
L13: Final Project Kickoff 1 Schedule Project Abstract (Due April 4 th in class) Start discussing project ideas with the 6.111 staff Abstract should be about 1 page (clearly state the work partition) a
More informationGM68020H. DisplayPort receiver. Features. Applications
DisplayPort receiver Data Brief Features DisplayPort 1.1a compliant receiver HDCP 1.3 support DisplayPort link comprising four main lanes and one auxiliary channel Input bandwidth sufficient to receive
More informationIntegrated Circuit for Musical Instrument Tuners
Document History Release Date Purpose 8 March 2006 Initial prototype 27 April 2006 Add information on clip indication, MIDI enable, 20MHz operation, crystal oscillator and anti-alias filter. 8 May 2006
More informationAI-1204Z-PCI. Features. 10MSPS, 12-bit Analog Input Board for PCI AI-1204Z-PCI 1. Ver.1.04
10MSPS, 12-bit Analog Board for PCI AI-1204Z-PCI * Specifications, color and design of the products are subject to change without notice. This product is a PCI bus-compliant interface board that expands
More informationMT x 12 Analog Switch Array
MT885 8 x 2 Analog Switch Array Features Internal control latches and address decoder Short set-up and hold times Wide operating voltage: 4.5V to 3.2V 2Vpp analog signal capability R ON 65 max. @ V DD
More information