Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

Size: px
Start display at page:

Download "Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group"

Transcription

1 Virtex-II Pro and VxWorks for Embedded Solutions Systems Engineering Group

2 Embedded System Development

3 Embedded Solutions Key components of Embedded systems development Integrated development environment (IDE: example TornadoII) Real Time Operating System (RTOS: example VxWorks) Board Support Package (BSP) System Image (example VxWorks image) Bootloader (bringing up the OS) Dynamic Linking of software modules Critical files and structure for embedded development 3

4 Embedded Solutions CF: local NV Storage Embedded System Bus JTAG Network Target Serial PPC Single Board Computer (SBC) Host Development Platform & IDE System Nodes & Applications / Plug in Modules 4

5 Integrated Development Environment (IDE) An IDE provides and enables the following: An Integrated Cross Development and Debug Environment for Embedded Systems (for example Tornado II / VxWorks) Rapid Prototyping Scalable Real Time OS Application Development (Post Board Bring-Up) Host Based Tools (Host Shell, Info Browser) Dynamic Download Produces VxWorks System Images Dynamically loadable software object modules Bootloader 5

6 RTOS & BSP Real Time Operating System - Scalability RTOS provides a deterministic task manager and inter-task communication facilities for embedded application development Core OS functionality is abstracted from the particular target architecture used. Thus providing a scalable system solution across multiple platforms Board Support Package (BSP)- Platform independence The BSP is the glue logic that is used to tie the hardware to the OS. Providing platform independence to the OS The platform abstraction of the BSP provides the OS with the necessary details of the underlying hardware through standard interface functions 6

7 VxWorks Real Time Kernel Fast and Deterministic Lightweight tasking model Minimal time in Kernel mode Scalable You only ship what you need Portable Across Microprocessor families API consistent across architectures Memory Management Task Management Semaphores Intertask Communications Interrupt Support System Clock 7

8 Tornado-II IDE Workspace Editor Projects Source *.c, *.cpp Header *.h 8

9 System Image The system image is a bootable set of core OS functionality customized from a base BSP. Tornado-II Integrated Development Environment (IDE) produces VxWorks system images. At compile time, the system image is defined by components included or excluded during the system build process Application code may be built into the system image at compile time Applications may later be upgraded using a loader that dynamically loads and unloads software modules on top of a running VxWorks system. 9

10 Dynamic Linking Memory Management Semaphores Interrupt Support Memory Management Semaphores Interrupt Support Task Management System Clock Intertask Communications SW_MOD A system image, based on the included set OS functionality and built-in application code is produced at compile time. DYNAMICALLY LOAD DYNAMICALLY UNLOAD Task Management System Clock Intertask Communications System Image A running VxWorks system can be upgraded via a dynamic linker loader Loads and unloads your compiled source code, while your target is running This allows you test out your application code one module at a time on top of an existing vxworks image. SW_MOD System Image 10

11 VxWorks Configuration Driver selection, Tunable parameters Application selection 11

12 Methods of Bringing Up an Embedded System Board Bring-Up Cable: Development & Debug w/ JTAG cable to deliver ELF software image and a Debug path into Processor (WRS VisionProbe-II) Boot ROM Delivery of system image from onboard non-volatile storage and booting VxWorks Bootloader Retrieve system image over the network Retrieve system image from local non-volatile storage (eg. CF) Launch system image from RAM RAM Network NTWK CPU ROM JTAG 12

13 Embedded System Upgrade Loading and Running an Application Local access of application in non-volatile storage Remote access of application over Network Run RAM resident application Network NTWK CPU JTAG RAM ROM 13

14 Embedded Development Files Expected files for embedded development VxWorks System Image ( ELF) Dynamically Linkable Software Modules ( ELF ) Bootloader ( ELF ) (ELF - Executable and Linkable Format) 14

15 Directory Structure In summary there are three main file types we have discussed that will be needed for our embedded solution development System image Software module Bootloader IMAGES (ELF Format) vxworks3 vxworks2 File System vxworks1 VXWORKS (Software) bootloader MODULES (ELF Format) sw_mod2.out sw_mod1.out 15

16 VxWorks Virtex-II Pro & System ACE-CF

17 Evolution of Embedded Solutions CF: local NV Storage Embedded System Bus JTAG Network Target Serial PPC Single Board Computer (SBC) Host Development Platform & IDE System Nodes & Applications / Plug in Modules 17

18 Evolution to Virtex-II Pro (Scalable System Solution) PPC405GP SBC PPC Single Board Computers (SBCs) Host Development Platform Backplane and Embedded System Bus PPC750 SBC 18

19 Embedded Development Platform (Rapid Prototyping) ML3 ML2 PPC405 SBCs ML300 & Virtex-II Pro ML1 19

20 Virtex-II Pro & System ACE-CF (Evolution of Embedded Solutions) JTAG Development and Debug Host Network JTAG TST Serial CF JTAG CFG Embedded Microprocessor Reset CFG ADDR MPU GPIO Serial VT100

21 System ACE-CF Solution Board Bring-Up Cable via ACE-CF JTAG TST port: Development & Debug w/ JTAG cable to deliver ELF software image and a Debug path into Processor (WRS VisionProbe-II) Boot ROM ACE-CF JTAG delivery of system image from CF and booting VxWorks (eg JTAG cable like) Bootloader: Retrieve system image over the network Retrieve system image from CF via ACE MPU port Launch system image from RAM RAM Network NTWK CPU System ACE & CF JTAG TST JTAG 21

22 System ACE-CF Solution Loading and Running an Application Local access of application in CF Remote access of application over Network Run RAM resident application Network NTWK CPU JTAG RAM System ACE & CF JTAG TST 22

23 ML300 Embedded Development Platform Management of System Upgrade External RAM PHY MAC IPIF RJ45 IPIF Serial Port IPIF PPC IPIF MPU BRAM ML300 & Virtex-II Pro GPIO JTAG CF CF CFG ADDR, Reset TST_JTAG MPU CFG_JTAG 23

24 Embedded Solution Comparison Network Network NTWK NTWK CPU JTAG CPU JTAG RAM System ACE & CF JTAG TST RAM ROM 24

25 Virtex-II Pro and System ACE RJ45 PHY Network MAC IPIF Serial Port IPIF NTWK External RAM IPIF PPC CPU JTAG IPIF MPU GPIO BRAM JTAG RAM System ACE & CF JTAG TST CF CF CFG ADDR, Reset TST_JTAG MPU CFG_JTAG

26 Initial System Bring up System bring up from power on or system reset Multiple switch selectable configurations Hardware and SW boot FPGA configuration System ACE-CF loading system image and booting VxWorks ACE via JTAG loads system image from CF and boot VxWorks System ACE-CF bootloader Retrieve system image from CF via ACE MPU port & boot VxWorks 26

27 PPC Controlled Self Upgrade Virtex-II Pro self upgrade using System ACE-CF MPU port control of System ACE-CF by the PPC Hardware and SW upgrade FPGA configuration System ACE-CF loading system image and booting VxWorks ACE via JTAG loads system image from CF and boot VxWorks System ACE-CF bootloader Retrieve system image from CF via ACE MPU port & boot VxWorks 27

28 PPC Controlled Self Upgrade Virtex-II Pro self upgrade using System ACE-CF (contd) Load a new software module Dynamically link a new software module with VxWorks The OS stays up during this process Partial Reconfiguration of Virtex-II Pro ACE controlled update from CF via JTAG ACE file moved from CF via MPU port to RAM.ACE file played over MPU to JTAG under PPC control OS stays up during partial reconfiguration 28

29 System ACE-CF for Embedded Solutions

30 Directory Structure System ACE-CF can support the bring up capability and file structure expected in embedded systems System image Software module Bootloader XILINX.SYS. XILINX vxboot.ace System ACE Supported Local File System IMAGES (ELF Format) VXWORKS (Software) MODULES (ELF Format).out.out.out.out 30

31 System ACE-CF and Embedded Solutions System ACE can boot a software system image as expected in embedded systems And More Configure Virtex-II Pro or any Xilinx FPGA Load hardware IP as well as software IP from single ACE file Offers an MPU interface for application software configuration of FPGAs using ACE files Provides a Microdrive or Compact Flash based Local File System for non-volatile storage Provides a JTAG test port for test, debug an integration with embedded system development tools 31

32 Xilinx.sys Controlled Tree System ACE automatic configuration controller uses the.ace files located in the Xilinx.sys tree XILINX.SYS XILINX System ACE Supported Local File System VXWORKS (Software) vxboot.ace IMAGES (ELF Format) MODULES (ELF Format)..out.out.out.out 32

33 What s an.ace File and what does System ACE -CF do?.ace files are a Xilinx Proprietary binary SVF file format (Serial Vector Format) System ACE -CF contains an.ace file player that is used to play out JTAG commands/data.ace files can contain any combination of H/W and or S/W FPGA configuration data by converting a.bit to.ace PPC code/data by converting a.elf file (Executable and Linkable Format) to.ace 33

34 Xilinx.sys Controlled File Structure XILINX.SYS System ACE Supported Local File System dir = XILINX; cfgaddr0 = bootload; cfgaddr1 = xrom; cfgaddr2 = linux; cfgaddr3 = vxboot; cfgaddr4 = quake; cfgaddr5 = v2pdraw; cfgaddr6 = tictac; cfgaddr7 = vxworks; XILINX bootload xrom.ace.ace linux vxboot.ace.ace quake v2pdraw.ace tictac.ace vxworks.ace.ace 34

35 Options for.ace File Content HW (.bit) only.ace file Only the FPGA is configured A.bit file may contain SW targeted for BRAM via DATA2BRAM utility SW (.elf) only.ace file PPC is single stepped to load the SW into memory Assumes FPGA is configured and PPC is connected Combined HW (.bit) and SW (.elf).ace file Loads your HW and SW in a single.ace file 35

36 System ACE-CF File System Requirements ACE-CF can only access a DOS FAT12/16 file system ACE-CF requires a file named xilinx.sys at the root directory The xilinx.sys file describes one collection directory with up to 8 sub-dirs with each containing one or no.ace file All directories accessed by ACE -CF must be valid FAT 8.3 format 8.3 format does not apply to.ace file names Other directories and files may coexist on the CF Disk 36

37 Combined Local File System System ACE Supported Local File System It s Just a Disk! XILINX.SYS XILINX VXWORKS (Software) SCRIPTS (Utils) PR_ACE (Bitstreams) bootload xrom.ace.ace IMAGES linux (ELF Format) vxboot.ace.ace quake v2pdraw.ace.ace tictac vxworks.ace.ace MODULES (ELF Format).out.out.out.out.ace.ace.bit.bit 37

38 Directory Structure It s Just a Disk! 38

39 Virtex-II Pro and JTAG

40 V2P Combined JTAG Chains Using the JTAGPPC Block Integrates the PPC405 with the FPGA Fabric JTAG chain (dedicated JTAG pins) The combined chain supports development and debug tools ChipScope Pro (PC4) impact (PC4) GDB (PC4) SingleStep XE (visionprobeii) User Defined JTAG Pins on FPGA TDO TDI CPU JTAG Debug Port JTAG Config Port PPC 405 JTAGPPC Fixed JTAG Pins on FPGA 40

41 V2P Split JTAG Chains User defined JTAG Pins Provides a direct and isolated connection to the PPC405 JTAG I/F JTAGPPC block is not used in this configuration The isolated chain supports embedded development and debug tools User Defined JTAG Pins on FPGA CPU JTAG Debug Port TDO TDI JTAG Config Port PPC 405 Fixed JTAG Pins on FPGA 41

42 ML300 Reference Design How to hook up System ACE-CF

43 System ACE-CF & Virtex-II Pro JTAG Config & Debug Port 3.3V CPU JTAG Debug Port 2.5V Compact Flash 2.5V 33 MHz CF POR_RESET POR_BYPASS POR_TEST CFGMODE CLK TCK RESET CFGADDR[2:0] TST_JTAG MPU STAT& ERR LEDs VCCH VCCL CFPROG CFINIT 3.3V 2.5V CFG_JTAG TDO 2.5V JTAG CPU_TDI CPU_VCC 2.5V V G_CLK [ GPIO 43

44 System ACE and Virtex-II Pro ML300 The JTAG Bus to program the FPGA Fabric JTAG Config & Debug Port 3.3V Compact Flash 2.5V 33 MHz CF POR_RESET POR_BYPASS POR_TEST CFGMODE CLK TCK RESET CFGADDR[2:0] TST_JTAG MPU STAT& ERR LEDs VCCH VCCL CFPROG CFINIT 3.3V 2.5V CFG_JTAG TDO ML300 Schematic Rev B. pg. 3 of 55 Mode Switches for SysACE File selection 44

45 System ACE and Virtex-II Pro ML300 Access the JTAG Config port from one of three connectors JTAG Config & Debug Port 3.3V Compact Flash 2.5V 33 MHz CF POR_RESET POR_BYPASS POR_TEST CFGMODE CLK TCK RESET CFGADDR[2:0] TST_JTAG MPU STAT& ERR LEDs VCCH VCCL CFPROG CFINIT 3.3V 2.5V CFG_JTAG TDO ML300 Schematic Rev B. pg. 3 of 55 45

46 JTAG Connectors ML300 Three JTAG Connectors: P115 - Fixed JTAG pins only P114 and P109 - Fixed or User JTAG With the Jumper off, WRS VisionProbe can access the Fixed JTAG pins on P114 With the jumper connected, connect PC4 Cable to P115 to access Fixed JTAG Pins ML300 Schematic Rev B. pg. 3 of P109 is a Mictor connector for use with the WRS Vision Probe

47 JTAG CPU Debug Port CPU JTAG Debug Port 2.5V ML300 CPU Debug Port allows direct access to User JTAG pins [ CPU_TDI CPU_VCC 2.5V V JTAG 2.5V G_CLK ML300 Schematic Rev B. pg. 3 of 55 47

48 System ACE MPU Port ML300 JTAG Config & Debug Port 3.3V CPU JTAG Debug Port 2.5V TCK POR_RESET POR_BYPASS POR_TEST TST_JTAG VCCH 3.3V CPU_TDI CPU_VCC. Ã[ Ã CF CFGMODE CLK RESET CFGADDR[2:0] MPU STAT& ERR LEDs VCCL CFPROG CFINIT 2.5V CFG_JTAG TDO 2.5V JTAG 2.5V V G_CLK ML300 Schematic Rev B. pg. 17 of 55 48

49 System ACE & Compact Flash ML300 JTAG Config & Debug Port 3.3V Compact Flash 2.5V CF TCK POR_RESET POR_BYPASS POR_TEST TST_JTAG VCCH VCCL 33 MHz CFGMODE CLK RESET CFGADDR[2:0] MPU STAT& ERR LEDs CFPROG CFINIT ML300 Schematic Rev B. pg. 27 of 55 49

CoLinkEx JTAG/SWD adapter USER MANUAL

CoLinkEx JTAG/SWD adapter USER MANUAL CoLinkEx JTAG/SWD adapter USER MANUAL rev. A Website: www.bravekit.com Contents Introduction... 3 1. Features of CoLinkEX adapter:... 3 2. Elements of CoLinkEx programmer... 3 2.1. LEDs description....

More information

Remote Diagnostics and Upgrades

Remote Diagnostics and Upgrades Remote Diagnostics and Upgrades Tim Pender -Eastman Kodak Company 10/03/03 About this Presentation Motivation for Remote Diagnostics Reduce Field Maintenance costs Product needed to support 100 JTAG chains

More information

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT949 Document Issue Number 1.1 Issue Data: 27th April 2012

More information

Memec Spartan-II LC User s Guide

Memec Spartan-II LC User s Guide Memec LC User s Guide July 21, 2003 Version 1.0 1 Table of Contents Overview... 4 LC Development Board... 4 LC Development Board Block Diagram... 6 Device... 6 Clock Generation... 7 User Interfaces...

More information

Using the XSV Board Xchecker Interface

Using the XSV Board Xchecker Interface Using the XSV Board Xchecker Interface May 1, 2001 (Version 1.0) Application Note by D. Vanden Bout Summary This application note shows how to configure the XC9510 CPLD on the XSV Board to enable the programming

More information

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract

Sundance Multiprocessor Technology Limited. Capture Demo For Intech Unit / Module Number: C Hong. EVP6472 Intech Demo. Abstract Sundance Multiprocessor Technology Limited EVP6472 Intech Demo Unit / Module Description: Capture Demo For Intech Unit / Module Number: EVP6472-SMT909 Document Issue Number 1.1 Issue Data: 25th Augest

More information

CHAPTER 3 EXPERIMENTAL SETUP

CHAPTER 3 EXPERIMENTAL SETUP CHAPTER 3 EXPERIMENTAL SETUP In this project, the experimental setup comprised of both hardware and software. Hardware components comprised of Altera Education Kit, capacitor and speaker. While software

More information

Saving time & money with JTAG

Saving time & money with JTAG Saving time & money with JTAG AltiumLive 2017: ANNUAL PCB DESIGN SUMMIT Simon Payne CEO, XJTAG Ltd. Saving time and money with JTAG JTAG / IEEE 1149.X Take-away points Get JTAG right from the start Use

More information

Embest Emlink for ARM Cortex-M3. User Manual

Embest Emlink for ARM Cortex-M3. User Manual Embest Emlink for ARM Cortex-M3 User Manual (Getting Started) Version: 1.09.7.06 1/8 Emlink for ARM Cortex-M3 --- High Speed USB Adapter work with Keil RealView MDK & IAR EWARM 250KBytes/s Emlink for ARM

More information

L12: Reconfigurable Logic Architectures

L12: Reconfigurable Logic Architectures L12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Frank Honore Prof. Randy Katz (Unified Microelectronics

More information

Raspberry Pi debugging with JTAG

Raspberry Pi debugging with JTAG Arseny Kurnikov Aalto University December 13, 2013 Outline JTAG JTAG on RPi Linux kernel debugging JTAG Joint Test Action Group is a standard for a generic transport interface for integrated circuits.

More information

3. Configuration and Testing

3. Configuration and Testing 3. Configuration and Testing C51003-1.4 IEEE Std. 1149.1 (JTAG) Boundary Scan Support All Cyclone devices provide JTAG BST circuitry that complies with the IEEE Std. 1149.1a-1990 specification. JTAG boundary-scan

More information

Tools to Debug Dead Boards

Tools to Debug Dead Boards Tools to Debug Dead Boards Hardware Prototype Bring-up Ryan Jones Senior Application Engineer Corelis 1 Boundary-Scan Without Boundaries click to start the show Webinar Outline What is a Dead Board? Prototype

More information

VHDL Upgrading of a TNT2 card

VHDL Upgrading of a TNT2 card VHDL Upgrading of a TNT2 card 1) Get some JTAG programming device... 1 2) Download the software to program Xilinx Component : IMPACT... 2 3) Virtex s 3 EEPROM s upgrade... 2 4) Spartan s EEPROM upgrade...

More information

JTAG Test Controller

JTAG Test Controller Description JTAG Test Controller The device provides an interface between the 60x bus on the Motorola MPC8260 processor and two totally independent IEEE1149.1 interfaces, namely, the primary and secondary

More information

JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers. User s Guide REV 1.0. Many ideas one solution

JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers. User s Guide REV 1.0. Many ideas one solution JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers REV 1.0 User s Guide Evalu ation Board s for 51, AVR, ST, PIC microcontrollers Sta- rter Kits Embedded Web Serve rs Prototyping Boards Minimodules

More information

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Using the XC9500/XL/XV JTAG Boundary Scan Interface Application Note: XC95/XL/XV Family XAPP69 (v3.) December, 22 R Using the XC95/XL/XV JTAG Boundary Scan Interface Summary This application note explains the XC95 /XL/XV Boundary Scan interface and demonstrates

More information

SignalTap Plus System Analyzer

SignalTap Plus System Analyzer SignalTap Plus System Analyzer June 2000, ver. 1 Data Sheet Features Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis 32-channel external logic analyzer 166

More information

EXOSTIV TM. Frédéric Leens, CEO

EXOSTIV TM. Frédéric Leens, CEO EXOSTIV TM Frédéric Leens, CEO A simple case: a video processing platform Headers & controls per frame : 1.024 bits 2.048 pixels 1.024 lines Pixels per frame: 2 21 Pixel encoding : 36 bit Frame rate: 24

More information

Document Part Number: Copyright 2010, Corelis Inc.

Document Part Number: Copyright 2010, Corelis Inc. CORELIS Low Voltage Adapter Low Voltage Adapter Boundary-Scan Interface User s Manual Document Part Number: 70398 Copyright 2010, Corelis Inc. Corelis, Inc. 12607 Hiddencreek Way Cerritos, CA 90703-2146

More information

L11/12: Reconfigurable Logic Architectures

L11/12: Reconfigurable Logic Architectures L11/12: Reconfigurable Logic Architectures Acknowledgements: Materials in this lecture are courtesy of the following people and used with permission. - Randy H. Katz (University of California, Berkeley,

More information

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs

C8188 C8000 1/10. digital audio modular processing system. 4 Channel AES/EBU I/O. features. block diagram. 4 balanced AES inputs features 4 balanced AES inputs Input Sample Rate Converters (SRC) 4 balanced AES outputs Relay bypass for pairs of I/Os Relay wait time after power up Master mode (clock master for the frame) 25pin Sub-D,

More information

Getting Started with Launchpad and Grove Starter Kit. Franklin Cooper University Marketing Manager

Getting Started with Launchpad and Grove Starter Kit. Franklin Cooper University Marketing Manager Getting Started with Launchpad and Grove Starter Kit Franklin Cooper University Marketing Manager Prelab Work Lab Documentation: https://goo.gl/vzi53y Create a free my.ti.com account Install Drivers for

More information

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins 2003 International Test Conference DESIGN CONSIDERATIONS IN USING 1149.1 AS A BACKPLANE TEST BUS Pete Collins petec@jtag.co.uk JTAG TECHNOLOGIES BTW03 PURPOSE The purpose of this presentation is to discuss

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Logic Analysis Basics

Logic Analysis Basics Logic Analysis Basics September 27, 2006 presented by: Alex Dickson Copyright 2003 Agilent Technologies, Inc. Introduction If you have ever asked yourself these questions: What is a logic analyzer? What

More information

Error connecting to the target: TMS320F28379D. 1 Error message on connecting the target.

Error connecting to the target: TMS320F28379D. 1 Error message on connecting the target. Error connecting to the target: TMS320F28379D 1 Error message on connecting the target. [Start: Texas Instruments XDS100v2 USB Debug Probe] Execute the command: %ccs_base%/common/uscif/dbgjtag -f %boarddatafile%

More information

Universal ByteBlaster

Universal ByteBlaster Universal ByteBlaster Hardware Manual June 20, 2005 Revision 1.1 Amfeltec Corp. www.amfeltec.com Copyright 2008 Amfeltec Corp. 35 Fifefield dr. Maple, L6A 1J2 Contents Contents 1 About this Document...

More information

LAX_x Logic Analyzer

LAX_x Logic Analyzer Legacy documentation LAX_x Logic Analyzer Summary This core reference describes how to place and use a Logic Analyzer instrument in an FPGA design. Core Reference CR0103 (v2.0) March 17, 2008 The LAX_x

More information

TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices

TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices Physics & Astronomy HEP Electronics TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices LECC 2004 Matthew Warren warren@hep.ucl.ac.uk Jon Butterworth,

More information

Configuring FLASHlogic Devices

Configuring FLASHlogic Devices Configuring FLASHlogic s April 995, ver. Application Note 45 Introduction The Altera FLASHlogic family of programmable logic devices (PLDs) is based on CMOS technology with SRAM configuration elements.

More information

2070 PROFINET MODULE

2070 PROFINET MODULE Kokkedal Industripark 4 DK-2980 Kokkedal Denmark info@eilersen.com Tel +45 49 180 100 Fax +45 49 180 200 2070 PROFINET MODULE Status and weight transfer using PROFINET Applies for: Software: CONCTR_4.160530.1v0

More information

DRS Application Note. Integrated VXS SIGINT Digital Receiver/Processor. Technology White Paper. cwcembedded.com

DRS Application Note. Integrated VXS SIGINT Digital Receiver/Processor. Technology White Paper. cwcembedded.com Technology White Paper DRS Application Note tegrated VXS SIGINT Digital Receiver/Processor Figure 1: DRS Tuner and Curtiss-Wright DSP Engine troduction This application note describes a notional Signals

More information

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013. User s Guide 2013. Revision 1.00 JUL 2013 Contents Contents...2 1. Introduction to...4 1.1 Overview of...4 1.2 Key Features of...4 1.3 Key Items of...5 2. Plugging...6 2.1. Equipment required...6 2.2.

More information

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project COE758 Xilinx ISE 9.2 Tutorial 2 ChipScope Overview Integrating ChipScope Pro into a project Conventional Signal Sampling Xilinx Spartan 3E FPGA JTAG 2 ChipScope Pro Signal Sampling Xilinx Spartan 3E FPGA

More information

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Titl Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG Application Note March 29, 2012 About this Document This document discusses common problems that are encountered when debugging with a board that

More information

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) A Briefing on IEEE 1149.1 1990 Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG ) Summary With the advent of large Ball Grid Array (BGA) and fine pitch SMD semiconductor devices the

More information

XJTAG. Boundary Scan Tool. diagnosys.com

XJTAG. Boundary Scan Tool. diagnosys.com XJTAG Boundary Scan Tool diagnosys.com XJLink Overview The XJLink is a small, portable, USB 2.0 to JTAG adapter that provides a high speed interface (480Mbps) to the JTAG chain. The small, lightweight

More information

Solutions to Embedded System Design Challenges Part II

Solutions to Embedded System Design Challenges Part II Solutions to Embedded System Design Challenges Part II Time-Saving Tips to Improve Productivity In Embedded System Design, Validation and Debug Hi, my name is Mike Juliana. Welcome to today s elearning.

More information

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging Compatible Windows Software GLOBAL LAB Image/2 DT Vision Foundry DT3162 Variable-Scan Monochrome Frame Grabber for the PCI Bus Key Features High-speed acquisition up to 40 MHz pixel acquire rate allows

More information

Image generator. Hardware Specification

Image generator. Hardware Specification Image generator [SVO-03] Rev. NetVision Co., Ltd. Update History Revision Date Note 2018/07/02 New File(Equivalent to Japanese version 1.2) S.Usuba i index 1. Outline... 1 1.1. features and specification

More information

How to Enable Debugging for FLEXSPI NOR Flash

How to Enable Debugging for FLEXSPI NOR Flash NXP Semiconductors Document Number: AN12183 Application Notes Rev. 0, 05/2018 How to Enable Debugging for FLEXSPI NOR Flash 1. Introduction The i.mx RT Series is industry s first crossover processor provided

More information

Evaluation Board for CS4954/55

Evaluation Board for CS4954/55 Evaluation Board for CS4954/55 Features l Demonstrates recommended layout and grounding practices l Supports both parallel and serial digital video input l On-board test pattern generation l Supports NTSC/PAL

More information

C ch optical MADI & AoIP I/O. MASTER mode: A C8000 frame may be clocked via MADI input or AES67 network. AoIP Dante Brooklin II OEM module

C ch optical MADI & AoIP I/O. MASTER mode: A C8000 frame may be clocked via MADI input or AES67 network. AoIP Dante Brooklin II OEM module features Interface for AoIP (AES67 or DANTE) Two AoIP network ports for redundant or switch operation MADI I/O connection Optical SFP module / LC connectors (multi mode or single mode fiber) BNC parallel

More information

Why FPGAs? FPGA Overview. Why FPGAs?

Why FPGAs? FPGA Overview. Why FPGAs? Transistor-level Logic Circuits Positive Level-sensitive EECS150 - Digital Design Lecture 3 - Field Programmable Gate Arrays (FPGAs) January 28, 2003 John Wawrzynek Transistor Level clk clk clk Positive

More information

PicoBlaze. for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices. JTAG Loader. Quick User Guide. Kris Chaplin and Ken Chapman

PicoBlaze. for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices. JTAG Loader. Quick User Guide. Kris Chaplin and Ken Chapman PicoBlaze for Spartan-3, Virtex-II, Virtex-IIPRO and Virtex-4 devices JTAG Loader Quick User Guide Kris Chaplin and Limited Warranty and Disclaimer. These designs are provided to you as is. Xilinx and

More information

EEM Digital Systems II

EEM Digital Systems II ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 3 FPGA HARDWARE IMPLEMENTATION Purpose In the first experiment, four bit adder design was prepared

More information

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family December 2011 CIII51014-2.3 12. IEEE 1149.1 (JTAG) Boundary-Scan Testing for the Cyclone III Device Family CIII51014-2.3 This chapter provides guidelines on using the IEEE Std. 1149.1 boundary-scan test

More information

of Boundary Scan techniques.

of Boundary Scan techniques. SMT TEHNOLOGY Boundary Scan Techniques for Test Coverage Improvement When discussing the JTAG protocol, most engineers immediately think of In System Programming procedures. Indeed, there are numerous

More information

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic Connecting To and Programming the LPC2148 Blue Board We have two primary methods of programming the LPC2148 Blue Board. We can use the supplied bootloader with ISP (In-System Programming) or JTAG (better

More information

C8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference

C8000. sync interface. External sync auto format sensing : AES, Word Clock, Video Reference features Standard sync module for a frame Internal sync @ 44.1 / 48 / 88.2 / 96kHz External sync auto format sensing : AES, Word Clock, Video Reference Video Reference : Black Burst (NTSC or PAL) Composite

More information

Ethernet to VGA over IP Converter

Ethernet to VGA over IP Converter Ethernet to VGA over IP Converter Product ID: IPUSB2VGA The IPUSB2VGA Ethernet to VGA over IP Converter offers versatile VGA video distribution by extending a VGA signal over Ethernet cable, for transmission

More information

AI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01

AI-1616L-LPE. Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE 1. Ver.1.02 Ver.1.01 High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE This product is a multi-function, PCI Express bus-compliant interface board that incorporates high-precision 16-bit analog

More information

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics

Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics Certus TM Silicon Debug: Don t Prototype Without It by Doug Amos, Mentor Graphics FPGA PROTOTYPE RUNNING NOW WHAT? Well done team; we ve managed to get 100 s of millions of gates of FPGA-hostile RTL running

More information

DSP in Communications and Signal Processing

DSP in Communications and Signal Processing Overview DSP in Communications and Signal Processing Dr. Kandeepan Sithamparanathan Wireless Signal Processing Group, National ICT Australia Introduction to digital signal processing Introduction to digital

More information

Spartan-IIE LC Development Board User s Guide

Spartan-IIE LC Development Board User s Guide Spartan-IIE LC Development Board User s Guide Version 1.0 March 2003 PN# DS-MANUAL-2SELC Memec Design Development Kit Owners Certificate Thank you for purchasing your Memec Design development kit. As an

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package November 1999, ver. 1.02 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

Laboratory Exercise 4

Laboratory Exercise 4 Laboratory Exercise 4 Polling and Interrupts The purpose of this exercise is to learn how to send and receive data to/from I/O devices. There are two methods used to indicate whether or not data can be

More information

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr Application Note AN2387/D Rev. 0, 11/2002 MPC8xx Using BDM and JTAG Robert McEwan NCSD Applications East Kilbride, Scotland As the technical complexity of microprocessors has increased, so too has the

More information

Lattice Embedded Vision Development Kit User Guide

Lattice Embedded Vision Development Kit User Guide FPGA-UG-02015 Version 1.1 January 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 CrossLink... 5 ECP5... 6 SiI1136... 6 3. Demo Requirements... 7 CrossLink

More information

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS A. O. Borga #, R. De Monte, M. Ferianis, L. Pavlovic, M. Predonzani, ELETTRA, Trieste, Italy Abstract Several diagnostic

More information

microenable 5 marathon ACL Product Profile of microenable 5 marathon ACL Datasheet microenable 5 marathon ACL

microenable 5 marathon ACL Product Profile of microenable 5 marathon ACL   Datasheet microenable 5 marathon ACL i Product Profile of Scalable, intelligent high performance frame grabber for highest requirements on image acquisition and preprocessing by robust industrial MV standards All formats of Camera Link standard

More information

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies Ilmenau, 9 Dec 206 Testing and programming PCBA s JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before they do. DOA s (Death On Arrival) lead to huge

More information

Linux+Zephyr: IoT made easy

Linux+Zephyr: IoT made easy Linux+Zephyr: IoT made easy IoT Explodes Everywhere Sensors and actuators embedded in physical objects and linked through wired and wireless networks, often using the same Internet Protocol (IP) that connects

More information

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board Introduction This lab will be an introduction on how to use ChipScope for the verification of the designs done on

More information

4X70 PROFINET SYSTEM

4X70 PROFINET SYSTEM Kokkedal Industripark 4 DK-2980 Kokkedal Denmark info@eilersen.com Tel +45 49 180 100 Fax +45 49 180 200 4X70 PROFINET SYSTEM Status and weight transfer using PROFINET Applies for: Software: CONCTR_4.150907.1v4

More information

FPGA Design with VHDL

FPGA Design with VHDL FPGA Design with VHDL Justus-Liebig-Universität Gießen, II. Physikalisches Institut Ming Liu Dr. Sören Lange Prof. Dr. Wolfgang Kühn ming.liu@physik.uni-giessen.de Lecture Digital design basics Basic logic

More information

On-Chip Instrumentation and In-Silicon Debug Tools for SoC Dr. Neal Stollon HDL Dynamics

On-Chip Instrumentation and In-Silicon Debug Tools for SoC Dr. Neal Stollon HDL Dynamics On-Chip Instrumentation and In-Silicon Tools for SoC Dr. Neal Stollon HDL Dynamics neals@hdldynamics.com So What do we mean by On-Chip Instrumentation and In-Silicon? What will this talk cover An Overview

More information

BABAR IFR TDC Board (ITB): system design

BABAR IFR TDC Board (ITB): system design BABAR IFR TDC Board (ITB): system design Version 1.1 12 december 1997 G. Crosetti, S. Minutoli, E. Robutti I.N.F.N. Genova 1. Introduction TDC readout of the IFR will be used during BABAR data taking to

More information

University Program Design Laboratory Package

University Program Design Laboratory Package University Program Design Laboratory Package August 1997, ver. 1 User Guide Introduction The University Program Design Laboratory Package was designed to meet the needs of universities teaching digital

More information

7 Nov 2017 Testing and programming PCBA s

7 Nov 2017 Testing and programming PCBA s 7 Nov 207 Testing and programming PCBA s Rob Staals JTAG Technologies Email: robstaals@jtag.com JTAG Technologies The importance of Testing Don t ship bad products to your customers, find problems before

More information

Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection

Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection i Product Profile of Scalable, intelligent image processing board for highest requirements on image acquisition and processing over long distances by optical connection First Camera Link HS F2 Frame grabber

More information

ChipScope Pro Serial I/O Toolkit User Guide

ChipScope Pro Serial I/O Toolkit User Guide ChipScope Pro Serial I/O Toolkit User Guide (ChipScope Pro Software 9.2i) R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of

More information

Ashling Product Brief APB219 v1.0.3, 12 th October 2018

Ashling Product Brief APB219 v1.0.3, 12 th October 2018 Ashling Product Brief APB219 v1.0.3, 12 th October 2018 Using Ultra-XD for Synopsys DesignWare ARC Cores with the MetaWare Debugger Contents 1. Introduction 2 2. Installation and Configuration 3 2.1 Installing

More information

Subjects. o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan

Subjects. o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan Subjects o JTAG Technologies (Rik Doorneweert, Area Manager) o JTAG Technologies B.V. activities o Introduction to (classic) Boundary Scan o Grass Valley Breda(Camera division) (Khaled Sarsam, Test Automation

More information

HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L

HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L HD4112 Quad HDMI MPEG2 HD DVBT Encoder Modulator U S E R M A N U A L HD4112 Manual Rev 1 Contents 1. GENERAL 1.1 Description 1.2 Specifications 2. INSTALLATION 2.1 What s in the Box 2.2 Connection 2.2.1

More information

DMC550 Technical Reference

DMC550 Technical Reference DMC550 Technical Reference 2002 DSP Development Systems DMC550 Technical Reference 504815-0001 Rev. B September 2002 SPECTRUM DIGITAL, INC. 12502 Exchange Drive, Suite 440 Stafford, TX. 77477 Tel: 281.494.4505

More information

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress

VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress VHDL Design and Implementation of FPGA Based Logic Analyzer: Work in Progress Nor Zaidi Haron Ayer Keroh +606-5552086 zaidi@utem.edu.my Masrullizam Mat Ibrahim Ayer Keroh +606-5552081 masrullizam@utem.edu.my

More information

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines An On-Chip Debugger/Analyzer (OCD) like isystem s ic5000 (Figure 1) acts as a link to the target hardware by

More information

Product Profile of microenable 5 VQ8-CXP6D ironman

Product Profile of microenable 5 VQ8-CXP6D ironman i Product Profile of Scalable, intelligent image processing board for ultimate requirements on image acquisition and processing by new generation standard Support of fastest CoaXPress cameras Easy-to-use

More information

CABLE MODEM. COURSE INSTRUCTOR Prof.Andreas Schrader

CABLE MODEM. COURSE INSTRUCTOR Prof.Andreas Schrader CABLE MODEM COURSE INSTRUCTOR Prof.Andreas Schrader Imran Ahmad ISNM 2003 Cable Modem What is cable modem The cable modem is another technology, which has recently emerged into the home user Market. It

More information

Interfacing the TLC5510 Analog-to-Digital Converter to the

Interfacing the TLC5510 Analog-to-Digital Converter to the Application Brief SLAA070 - April 2000 Interfacing the TLC5510 Analog-to-Digital Converter to the TMS320C203 DSP Perry Miller Mixed Signal Products ABSTRACT This application report is a summary of the

More information

Implementing Audio IP in SDI II on Arria V Development Board

Implementing Audio IP in SDI II on Arria V Development Board Implementing Audio IP in SDI II on Arria V Development Board AN-697 Subscribe This document describes a reference design that uses the Audio Embed, Audio Extract, Clocked Audio Input and Clocked Audio

More information

C Module Description

C Module Description IQMMX -Input Router & ASI Distribution Amplifier C Module Description The IQMMX is an ASI to 1 switch, distribution amplifier and transport stream switcher with up to 8 outputs in double width form or

More information

FPGA-BASED EDUCATIONAL LAB PLATFORM

FPGA-BASED EDUCATIONAL LAB PLATFORM FPGA-BASED EDUCATIONAL LAB PLATFORM Mircea Alexandru DABÂCAN, Clint COLE Mircea Dabâcan is with Technical University of Cluj-Napoca, Electronics and Telecommunications Faculty, Applied Electronics Department,

More information

OpenOCD - Beyond Simple Software Debugging

OpenOCD - Beyond Simple Software Debugging OpenOCD - Beyond Simple Software Debugging Oleksij Rempel o.rempel@pengutronix.de https://www.pengutronix.de Why I use OpenOCD? Reverse engineering and for fun This is the main motivation behind this talk

More information

Remote Application Update for the RCM33xx

Remote Application Update for the RCM33xx Remote Application Update for the RCM33xx AN418 The common method of remotely updating an embedded application is to write directly to parallel flash. This is a potentially dangerous operation because

More information

Prototyping Solutions For New Wireless Standards

Prototyping Solutions For New Wireless Standards Prototyping Solutions For New Wireless Standards Christoph Juchems IAF Institute For Applied Radio System Technology Berliner Str. 52 J D-38104 Braunschweig Germany www.iaf-bs.de Introduction IAF Institute

More information

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide for the LatticeECP3 Serial Protocol Board User s Guide March 2011 UG24_01.4 Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo

More information

Spider. datasheet V 1.0. Communication and fault injection of embedded chips. rev 1

Spider. datasheet V 1.0. Communication and fault injection of embedded chips. rev 1 Spider Communication and fault injection of embedded chips datasheet V 1.0 rev 1 Contents Page 3 Page 8 The product Context The challenge it solves Unique features Example use case JTAG unlocking Fault

More information

Spartan-II Development System

Spartan-II Development System 2002-May-4 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The Spartan-II Development System is designed to provide a simple yet powerful platform for FPGA development, which

More information

Comparing JTAG, SPI, and I2C

Comparing JTAG, SPI, and I2C Comparing JTAG, SPI, and I2C Application by Russell Hanabusa 1. Introduction This paper discusses three popular serial buses: JTAG, SPI, and I2C. A typical electronic product today will have one or more

More information

Xilinx Answer Eye Qualification

Xilinx Answer Eye Qualification Xilinx Answer 70915 Eye Qualification Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based

More information

@DonAndrewBailey

@DonAndrewBailey @DonAndrewBailey donb@isecpartners.com whois donb? whatis isec Partners? Technology is The Great Equalizer As Technology Increases, Control Decreases Examples of Emerging Technology? No, really.

More information

Programmable Logic Design I

Programmable Logic Design I Programmable Logic Design I Introduction In labs 11 and 12 you built simple logic circuits on breadboards using TTL logic circuits on 7400 series chips. This process is simple and easy for small circuits.

More information

Getting Started With the imx Developer s Kit

Getting Started With the imx Developer s Kit Getting Started imx Developer s Kit Getting Started With the imx Developer s Kit Getting Started With the imx Developer s Kit Page 2 Embedded Artists AB Davidshallsgatan 16 SE-211 45 Malmö Sweden http://www.embeddedartists.com.

More information

AN 776: Intel Arria 10 UHD Video Reference Design

AN 776: Intel Arria 10 UHD Video Reference Design AN 776: Intel Arria 10 UHD Video Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel Arria 10 UHD Video Reference Design... 3 1.1 Intel Arria 10 UHD

More information

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0. Entry Level Tool II Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 1.0.3 Date : October 7, 2005 Copyright 2005-2006,, Inc. (SLS) All

More information

GFT channel Time Interval Meter

GFT channel Time Interval Meter Key Features Five-channel Time-Interval Meter: One Start and four Stops - 13 picosecond resolution - < 50 picosecond RMS jitter - > 100 second range - 10 MHz sample rate per channel Common GATE input Input

More information

PCIe-FRM21. User s Manual

PCIe-FRM21. User s Manual PCIe-FRM21 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document

More information