ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example

Size: px
Start display at page:

Download "ECE 274 Digital Logic. Digital Design. Sequential Logic Design Controller Design: Laser Timer Example"

Transcription

1 ECE 274 Digitl Logic Sequentil Logic Design Sequentil Logic Design Process Digitl Design Digitl Design Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y Frnk Vhid, John Wiley nd Sons Pulishers, Copyright 27 Frnk Vhid Instructors of courses requiring Vhid's Digitl Design tetook (pulished y John Wiley nd Sons) hve permission to modify nd use these slides for customry course-relted ctivities, suject to keeping this copyright notice in plce nd unmodified. These slides my e posted s unnimted pdf versions on pulicly-ccessile course wesites.. PowerPoint source (or pdf with nimtions) my not e posted to pulicly-ccessile wesites, ut my e posted for students on internl protected sites or distriuted directly to students y other electronic mens. Instructors my mke printouts of the slides ville to students for resonle photocopying chrge, without incurring roylties. Any other use requires eplicit permission. Instructors my otin PowerPoint source or otin specil use permissions from Wiley see for informtion. Sequentil Logic Design Controller Design Five step controller design process Sequentil Logic Design Controller Design: Lser Timer Emple Step : Cpture the Alredy done Step 2: Crete rchitecture 2-it stte register (for 4 sttes) Input, output Net stte signls n, n Step 3: Encode the sttes Any encoding with ech stte unique will work Inputs: ; Outputs: = O ff = = = On On2 On3 inputs Comintionl s s Stte register n n outputs outputs 3 4

2 Sequentil Logic Design Controller Design: Lser Timer Emple (cont) Sequentil Logic Design Controller Design: Lser Timer Emple (cont) Step 4: Crete stte tle Inputs: ; Outputs: = O ff Step 5: Implement comintionl = = = On On2 On3 = s + s (note from the tle tht = if s = or s = ) n = s s + s s + ss + ss n = s s + ss n = s s + ss + ss n = s s + ss 5 6 Sequentil Logic Design Controller Design: Lser Timer Emple (cont) Sequentil Logic Design Understnding the Controller s Behvior Step 5: Implement comintionl (cont) Comintionl Logic inputs s s Stte register outp n n = O ff = = = On On2 On3 s s n n = O ff = = = On On2 On3 s s n n = O ff = = = On On2 On3 s s n n = s + s n = s s + ss n = s s + ss I nputs: st t e= st t e= st t e= 7 8 2

3 Sequentil Logic Design Simplifying Nottions s Assume unssigned output implicitly ssigned Sequentil circuits Assume unconnected clock inputs connected to sme eternl clock Sequentil Logic Design Controller Emple: Secure Cr Key Step Wit r= Inputs: ; Outputs: r K K2 K3 K4 r= r= r= r= Step 2 Comintionl (from erlier emple) r n2 n n s2 s s Stte register I nputs: ; O utputs: r r= Step 3 r= r= r= r= We ll omit Step 5 Step 4 9 Sequentil Logic Design Emple: Code Detector If we chnged the stte encoding for the secure cr key design to the following, would this ffect the finl output?. Yes 2. No Sequentil Logic Design In Clss Eercise: Button Press Synchronizer i Button press synchronizer controller o Step 3 I nputs: ; O utputs: r r= r= r= r= r= Wnt simple sequentil circuit tht converts utton press to single cycle durtion, regrdless of length of time tht utton ctully pressed We ssumed such n idel utton press signl in erlier emple, like the utton in the lser timer controller 2 3

4 Sequentil Logic Design Trnsitions Sequentil Logic Design Common Pitflls Regrding Trnsition Properties Is the following vlid?. Yes 2. No Only one condition should e true For ll trnsitions leving stte Else, which one? One condition must e true For ll trnsitions leving stte Else, where go? Cn verify using Boolen lger Only one condition true: AND of ech condition pir (for trnsitions leving stte) should equl proves pir cn never simultneously e true One condition true: OR of ll conditions of trnsitions leving stte) should equl proves t lest one condition must e true 3 4 Sequentil Logic Design Evidence tht Pitfll is Common Recll code detector We fied prolem with the trnsition conditions Do the trnsitions oey the two required trnsition properties? Consider trnsitions of stte Strt, nd the only one true property u= s u= r Wit Strt Red u= r * * (r ++g) r * (r ++g) = (* )r = ( *)*(r ++g) = (*)*r*(r ++g) = *r = *(r ++g) = *r*(r ++g) = = = rr +r+rg = + r+rg = r + rg = r(+g) Fils! Mens tht two of Strt s trnsitions could e true s g r Blue Green Red2 u= u= u= Intuitively: press red nd lue uttons t sme time: conditions r, nd (r ++g) will oth e true. Which one should e tken? Q: How to solve? A: r should e r g (likewise for, g, r) Note: As evidence the pitfll is common, we dmit the mistke ws not intentionl. A reviewer of the ook cught it. 5 Sequentil Logic Design Flip-Flop Set nd Reset Inputs Some flip-flops hve dditionl inputs Synchronous reset: clers Q to on net clock edge Asynchronous reset: cler Q to immeditely (not dependent on clock edge) Emple timing digrm shown 6 4

5 Sequentil Logic Design Initil Stte of Controller Sequentil Logic Design Non-Idel Flip-Flop Behvior All our s hd initil stte But our sequentil circuit designs did not Cn ccomplish using flip-flops with reset/set inputs Shown circuit initilizes flip-flops to Circuits typiclly hve power on reset circuitry to utomticlly reset circuit on power up Inputs: ; Outputs: = Off = On = On2 Comintionl s s Stte register n n = On3 Cn t chnge flip-flop input too close to clock edge Setup time: time tht D must e stle efore edge Else, stle vlue not present t internl ltch Hold time: time tht D must e held stle fter edge Else, new vlue doesn t hve time to loop round nd stilize in internl ltch Setup time violtion D Q D Q reset Q R Q S Leds to oscilltion! 7 8 Sequentil Logic Design Metstility Sequentil Logic Design Metstility Violting setup/hold time cn led to d sitution known s metstle stte Metstle stte: Any flip-flop stte other thn stle or Eventully settles to one or other, ut we don t know which For internl circuits, we cn mke sure oserve setup time But wht if input comes from eternl (synchronous) source, e.g., utton press? Prtil solution Insert synchronizer flip-flop for synchronous input Specil flip-flop with smll setup/hold time Doesn t completely prevent metstility One flip-flop doesn t completely solve prolem How out dding more synchronizer flip-flops? Helps, ut just decreses proility of metstility So how solve completely? Cn t! My e unsettling to new designers. But we just cn t gurntee design tht won t ever e metstle. We cn just minimize the men time etween filure (MTBF) -- numer often given long with circuit Proility of flip-flop eing metstle is i l o w low low incredily l o w synchronizers 9 2 5

Chapter 3: Sequential Logic Design -- Controllers

Chapter 3: Sequential Logic Design -- Controllers Chpter 3: Sequentil Logic Design -- Controllers Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses requiring

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load

ECE 274 Digital Logic. Digital Design. Datapath Components Registers. Datapath Components Register with Parallel Load ECE 274 igitl Logic Multifunction Registers igitl esign 4. 4.2 igitl esign Chpter 4: Slides to ccompny the textbook igitl esign, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers, 27. http://www.ddvhid.com

More information

Chapter 1: Introduction

Chapter 1: Introduction Chpter : Introduction Slides to ccompny the textbook, First Edition, by, John Wiley nd Sons Publishers, 7. http://www.ddvhid.com Copyright 7 Instructors of courses requiring Vhid's textbook (published

More information

Chapter 5. Synchronous Sequential Logic. Outlines

Chapter 5. Synchronous Sequential Logic. Outlines Chpter 5 Synchronous Sequentil Logic Outlines Sequentil Circuits Ltches Flip-Flops Anlysis of Clocke Sequentil Circuits Stte Reuction n Assignment Design Proceure 2 5. Sequentil Circuits Sequentil circuits

More information

Lecture 3: Circuits & Layout

Lecture 3: Circuits & Layout Lecture 3: Circuits & Lyout Slides courtesy of eming Chen Slides sed on the initil set from vid Hrris CMOS VLSI esign Outline CMOS Gte esign Pss Trnsistors CMOS Ltches & Flip-Flops Stndrd Cell Lyouts Stick

More information

CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS:

CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION UNIVERSITY OF NEVADA, LAS VEGAS GOALS: CPE 200L LABORATORY 2: DIGITAL LOGIC CIRCUITS BREADBOARD IMPLEMENTATION DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: In this l, the sic logic circuits will e

More information

LOGICAL FOUNDATION OF MUSIC

LOGICAL FOUNDATION OF MUSIC LOGICAL FOUNDATION OF MUSIC philosophicl pproch Im Anfng wr die Tt Goethe, Fust CARMINE EMANUELE CELLA cecily@liero.it www.cryptosound.org NATURE OF MUSICAL KNOWLEDGE Musicl knowledge cn e thought s complex

More information

Mapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs

Mapping Arbitrary Logic Functions into Synchronous Embedded Memories For Area Reduction on FPGAs Mpping Aritrry Logic Functions into Synchronous Emedded Memories For Are Reduction on FPGAs Gordon R. Chiu, Deshnnd P. Singh, Vlvn Mnohrrjh, nd Stephen D. Brown Toronto Technology Center, Alter Corportion

More information

LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2

LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 LAERSKOOL RANDHART ENGLISH GRADE 5 DEMARCATION FOR EXAM PAPER 2 Dte: 15 Octoer 2018 Time: 2 hours Totl: 25 mrks SECTION C: ESSAY (15 MARKS) Write n essy out one of the given topics. Your essy should e

More information

CPSC 121: Models of Computation Lab #2: Building Circuits

CPSC 121: Models of Computation Lab #2: Building Circuits CSC 121: Models of Computti L #2: Building Circuits Ojectives In this l, ou will get more eperience with phsicl logic circuits using The Mgic Bo. You will lso get our first eposure to Logisim, tool for

More information

DRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following?

DRAFT. Vocal Music AOS 2 WB 3. Purcell: Music for a While. Section A: Musical contexts. How is this mood achieved through the following? Purcell: Music for While Section A: Musicl contexts Like the Bch Brndenurg Concerto No. 5 in Workook 1, this song y Henry Purcell ws composed during the Broque er. To understnd the music it is helpful

More information

Sequencer devices. Philips Semiconductors Programmable Logic Devices

Sequencer devices. Philips Semiconductors Programmable Logic Devices hilips emiconductors rogrmmle Logic Devices equencer devices INTODUTION Ten yers go, in their serch for strightforwrd solution to complex sequentil prolems, hilips emiconductors originted rogrmmle Logic

More information

Outline. Circuits & Layout. CMOS VLSI Design

Outline. Circuits & Layout. CMOS VLSI Design CMO VLI esign Circuits & Lyout Outline Brief History CMO Gte esign Pss Trnsistors CMO Ltches & Flip-Flops tndrd Cell Lyouts tick igrms lide 2 Brief History 958: First integrted circuit Flip-flop using

More information

Applications to Transistors

Applications to Transistors CS/EE1012 INTRODUCTION TO COMPUTER ENGINEERING SPRING 2013 LAYERED COMPUTER DESIGN 1. Introduction CS/EE1012 will study complete computer system, from pplictions to hrdwre. The study will e in systemtic,

More information

Homework 1. Homework 1: Measure T CK-Q delay

Homework 1. Homework 1: Measure T CK-Q delay Homework Find the followin for 3nm, 9nm, 65nm nd 45nm, 32nm, 22nm MO technoloies Effective chnnel lenth Equivlent nd physicl oxide thickness upply volte (Vdd) rw the lyout for the followin Flip-Flop (use

More information

The NOR latch is similar to the NAND latch

The NOR latch is similar to the NAND latch 5-2 NOR Gate Latch The NOR latch is similar to the NAND latch except that the Q and Q outputs are reversed. The set and clear inputs are active high, that is, the output will change when the input is pulsed

More information

ECE 301 Digital Electronics

ECE 301 Digital Electronics ECE 301 Digital Electronics Derivation of Flip-Flop Input Equations and State Assignment (Lecture #24) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

More information

CMST 220 PUBLIC SPEAKING

CMST 220 PUBLIC SPEAKING CMST 220 PUBLIC SPEKING RED G. METZGER, INSTRUCTOR OICE: RINIER 213 PHONE: 253-964-6659 fmetzger@pierce.ctc.edu O V E R V I E W PUBLIC SPEKING IS N OPPORTUNITY TO LOOK GOOD IN RONT O PEOPLE. LL YOUR LIE

More information

Application Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from

Application Support. Product Information. Omron STI. Support Engineers are available at our USA headquarters from Omron STI Appliction Support Thnk you for your interest in Omron STI products. Plese contct Omron STI with your ppliction questions. Support Engineers re vilble t our U hedqurters from 4:00.m. until 5:00

More information

Safety Relay Unit G9SB

Safety Relay Unit G9SB Sfety Rely Unit CSM DS_E_4_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting

More information

Chapter 2. Digital Circuits

Chapter 2. Digital Circuits Chapter 2. Digital Circuits Logic gates Flip-flops FF registers IC registers Data bus Encoders/Decoders Multiplexers Troubleshooting digital circuits Most contents of this chapter were covered in 88-217

More information

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall Objective: - Dealing with the operation of simple sequential devices. Learning invalid condition in

More information

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited April 2, 2013 John Wawrzynek Spring 2013 EECS150 - Lec19-fsm Page 1 Finite State Machines (FSMs) FSM circuits are a type of sequential

More information

GRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM

GRABLINKTM. FullTM. - DualBaseTM. - BaseTM. GRABLINK Full TM. GRABLINK DualBase TM. GRABLINK Base TM GRLINKTM FullTM - DulseTM - setm Full-Fetured se, Medium nd Full Cmer Link Frme Grbbers GRLINK Full TM GRLINK Dulse TM GRLINK se TM www.euresys.com info@euresys.com Copyright 011 Euresys s.. elgium. Euresys

More information

Answers to Exercise 3.3 (p. 76)

Answers to Exercise 3.3 (p. 76) Answers to Exercise 3.3 (p. 76) First of ll, check to see tht you hve weighted your dtset with the vrible WTCORRCT (see Figure 2.5 on p. 52 for how to do this). Once this hs been done, you then need to

More information

What do these sentences describe? Write P for plants, A for animals or B for both next to each sentence below. They ve got roots.

What do these sentences describe? Write P for plants, A for animals or B for both next to each sentence below. They ve got roots. Unit Nture Lerning Link In this unit you will lern words nd phrses to help you tlk out the nturl world. to tell story using pictures. to write letter out dy out in the countryside. to use the Pst Simple

More information

Schaltwerke und Automaten

Schaltwerke und Automaten Schaltwerke und Automaten Grundlagen der technischen Informatik Wintersemester 28/9 Folien asierend auf F. Vahid und S. Werner Wintersemester 28/9 Review - Bit Storage Using an SR Latch Does the circuit

More information

Your Summer Holiday Resource Pack: English

Your Summer Holiday Resource Pack: English Messge Activity to Prents: Sheet The summer holidys re here! To help keep your child entertined, we ve put together Summer Holidy Resource Pck. It s een produced to reduce summer holidy lerning loss nd

More information

Experiment # 12. Traffic Light Controller

Experiment # 12. Traffic Light Controller Experiment # 12 Traffic Light Controller Objectives Practice on the design of clocked sequential circuits. Applications of sequential circuits. Overview In this lab you are going to develop a Finite State

More information

PRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor:

PRACTICE FINAL EXAM T T. Music Theory II (MUT 1112) w. Name: Instructor: Music Theory II (MUT 1112) w Nme: Instructor: PRACTICE FINAL EXAM Prt-writing (45 minutes; 40%) Complete the prtil progression below with pproprite chord symbols. (There my be more thn one correct nswer.)

More information

Flip-Flops and Sequential Circuit Design

Flip-Flops and Sequential Circuit Design Flip-Flops and Sequential Circuit Design ECE 52 Summer 29 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6

More information

The Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the

The Official IDENTITY SYSTEM. A Manual Concerning Graphic Standards and Proper Implementation. As developed and established by the The Officil ISKCON IDENTITY SYSTEM A Mnul Concerning Grphic Stndrds nd Proper Implementtion As developed nd estlished y the COMMUNICATIONS DEPARTMENT of the INTERNATIONAL SOCIETY FOR KRISHNA CONSCIOUSNESS

More information

Clock Domain Crossing. Presented by Abramov B. 1

Clock Domain Crossing. Presented by Abramov B. 1 Clock Domain Crossing Presented by Abramov B. 1 Register Transfer Logic Logic R E G I S T E R Transfer Logic R E G I S T E R Presented by Abramov B. 2 RTL (cont) An RTL circuit is a digital circuit composed

More information

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1 Unit 9 Latches and Flip-Flops Dept. of Electrical and Computer Eng., NCTU 1 9.1 Introduction Dept. of Electrical and Computer Eng., NCTU 2 What is the characteristic of sequential circuits in contrast

More information

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits Software Engineering 2DA4 Slides 9: Asynchronous Sequential Circuits Dr. Ryan Leduc Department of Computing and Software McMaster University Material based on S. Brown and Z. Vranesic, Fundamentals of

More information

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP 1 Chapter Overview Latches Gated Latches Edge-triggered flip-flops Master-slave flip-flops Flip-flop operating characteristics Flip-flop applications

More information

Standards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s)

Standards Overview (updated 7/31/17) English III Louisiana Student Standards by Collection Assessed on. Teach in Collection(s) Stndrds Overview (updted 7/31/17) 2017-2018 English III Louisin Student Stndrds y Collection Tech in Collection(s) Stndrd Numer Wording of Stndrd 1 2 3 4 5 6 Assessed on E.O.C. Test RL.1 RL.2 RL.3 RL.4

More information

SeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1

SeSSION 9. This session is adapted from the work of Dr.Gary O Reilly, UCD. Session 9 Thinking Straight Page 1 G N I K N I THmily TrHeeT FSTRAIG SeSSION 9 This session is dpted from the work of Dr.Gry O Reilly, UCD Session 9 Thinking Stright Pge 1 Lerning Objectives ful thinking tht To look t how we cn spot unhelp

More information

Safety Relay Unit G9SB

Safety Relay Unit G9SB Sfety Rely Unit CSM DS_E_6_1 Ultr Slim Sfety Rely Unit Models of width 17.5 mm vilble with 2 or 3 poles. Models of width 22.5 mm with 3 poles lso vilble. Conforms to EN stndrds. (TÜV pprovl) DIN trck mounting

More information

Logic. Andrew Mark Allen March 4, 2012

Logic. Andrew Mark Allen March 4, 2012 Logic Andrew Mark Allen - 05370299 March 4, 2012 Abstract NAND gates and inverters were used to construct several different logic gates whose operations were investigate under various inputs. Then the

More information

INPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER

INPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER APPLICATION NOTE INPUT CAPTURE WITH ST62 -BIT AUTO-RELOAD TIMER by -bit Micro Appliction Tem 1 INTRODUCTION This note presents how to use the ST62 -bit Auto-Relod Timer (ARTimer) to mesure durtions or

More information

Pitch I. I. Lesson 1 : Staff

Pitch I. I. Lesson 1 : Staff Pitch Lesson 1 : Stff n this lesson you will lern bout the five-line stff, pitches nd notes, noteheds, scending nd descending motion, steps nd leps, ledger lines. Music is written on five-line stff: five

More information

UNIT 11 LATCHES AND FLIP-FLOPS

UNIT 11 LATCHES AND FLIP-FLOPS UNIT 11 LATCHE AN FLIP-FLOP pring 2011 Latches and Flip-Flops 2 Contents et-eset latch Gated latch Edge-triggered flip-flop - flip-flop J-K flip-flop T flip-flop Flip-flops with additional inputs eading

More information

Soft Error Derating Computation in Sequential Circuits

Soft Error Derating Computation in Sequential Circuits Soft Error Derting Computtion in Sequentil Circuits Hossein Asdi Northestern University, ECE Dept. Boston, MA 02115 gsdi@ece.neu.edu Mehdi B. Thoori Northestern University, ECE Dept. Boston, MA 02115 mthoori@ece.neu.edu

More information

Engineer To Engineer Note

Engineer To Engineer Note Engineer To Engineer Note EE-203 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit

More information

Digital System Design

Digital System Design Digital System Design by Dr. Lesley Shannon Email: lshannon@ensc.sfu.ca Course Website: http://www.ensc.sfu.ca/~lshannon/courses/ensc350 Simon Fraser University Slide Set: 8 Date: February 9, 2009 Timing

More information

Last time, we saw how latches can be used as memory in a circuit

Last time, we saw how latches can be used as memory in a circuit Flip-Flops Last time, we saw how latches can be used as memory in a circuit Latches introduce new problems: We need to know when to enable a latch We also need to quickly disable a latch In other words,

More information

Sequential Circuits: Latches & Flip-Flops

Sequential Circuits: Latches & Flip-Flops Sequential Circuits: Latches & Flip-Flops Overview Storage Elements Latches SR, JK, D, and T Characteristic Tables, Characteristic Equations, Eecution Tables, and State Diagrams Standard Symbols Flip-Flops

More information

Other Flip-Flops. Lecture 27 1

Other Flip-Flops. Lecture 27 1 Other Flip-Flops Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.

More information

Introduction to Sequential Circuits

Introduction to Sequential Circuits Introduction to Sequential Circuits COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Introduction to Sequential Circuits Synchronous

More information

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

DIGITAL ELECTRONICS: LOGIC AND CLOCKS DIGITL ELECTRONICS: LOGIC ND CLOCKS L 6 INTRO: INTRODUCTION TO DISCRETE DIGITL LOGIC, MEMORY, ND CLOCKS GOLS In this experiment, we will learn about the most basic elements of digital electronics, from

More information

Outline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design

Outline. Annual Sales. A Brief History. Transistor Types. Invention of the Transistor. Lecture 1: Circuits & Layout. Introduction to CMOS VLSI Design Introduction to MO VLI esin Lecture : ircuits & Lyout vid Hrris Outline rief History MO Gte esin Pss Trnsistors MO Ltches & Flip-Flops tndrd ell Lyouts tick irms Hrvey Mudd ollee prin lide rief History

More information

Sequential Circuit Design: Principle

Sequential Circuit Design: Principle Sequential Circuit Design: Principle modified by L.Aamodt 1 Outline 1. 2. 3. 4. 5. 6. 7. 8. Overview on sequential circuits Synchronous circuits Danger of synthesizing asynchronous circuit Inference of

More information

Asynchronous (Ripple) Counters

Asynchronous (Ripple) Counters Circuits for counting events are frequently used in computers and other digital systems. Since a counter circuit must remember its past states, it has to possess memory. The chapter about flip-flops introduced

More information

Sequential Logic and Clocked Circuits

Sequential Logic and Clocked Circuits Sequential Logic and Clocked Circuits Clock or Timing Device Input Variables State or Memory Element Combinational Logic Elements From combinational logic, we move on to sequential logic. Sequential logic

More information

1. Convert the decimal number to binary, octal, and hexadecimal.

1. Convert the decimal number to binary, octal, and hexadecimal. 1. Convert the decimal number 435.64 to binary, octal, and hexadecimal. 2. Part A. Convert the circuit below into NAND gates. Insert or remove inverters as necessary. Part B. What is the propagation delay

More information

Phosphor: Explaining Transitions in the User Interface Using Afterglow Effects

Phosphor: Explaining Transitions in the User Interface Using Afterglow Effects Phosphor: Explining Trnsitions in the User Interfce Using Afterglow Effects Ptrick Budisch, Desney Tn, Mxime Collom, Dn Roins, Ken Hinckley, Mneesh Agrwl, Shengdong Zho, Gonzlo Rmos To cite this version:

More information

92.507/1. EYR 203, 207: novaflex universal controller. Sauter Systems

92.507/1. EYR 203, 207: novaflex universal controller. Sauter Systems 92.507/1 EYR 203, 207: novflex universl controller novflex, universl controller of the EY3600 fmily, is used in HVAC control systems. The EYR 203 hs totl of 18 inputs nd 10 outputs, while the EYR 207 hs

More information

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Introduction. NAND Gate Latch.  Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1 2007 Introduction BK TP.HCM FLIP-FLOP So far we have seen Combinational Logic The output(s) depends only on the current values of the input variables Here we will look at Sequential Logic circuits The

More information

ECE 331 Digital System Design

ECE 331 Digital System Design ECE 331 Digital System Design Counters (Lecture #20) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used

More information

ECE 301 Digital Electronics

ECE 301 Digital Electronics ECE 301 Digital Electronics Counters (Lecture #20) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with

More information

Lecture 8: Sequential Logic

Lecture 8: Sequential Logic Lecture 8: Sequential Logic Last lecture discussed how we can use digital electronics to do combinatorial logic we designed circuits that gave an immediate output when presented with a given set of inputs

More information

Combinational vs Sequential

Combinational vs Sequential Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs Changing inputs changes outputs No regard for previous inputs

More information

Before Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk.

Before Reading. Introduce Everyday Words. Use the following steps to introduce students to Nature Walk. Nture Wlk Objectives 15 Before Reding Demonstrte understnding of the orgniztion nd bsic fetures of print Recognize nd red grde-pproprite irregulrly spelled words Red on-level text orlly with ccurcy pproprite

More information

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany Digital Logic Design Sequential Circuits Dr. Basem ElHalawany Combinational vs Sequential inputs X Combinational Circuits outputs Z A combinational circuit: At any time, outputs depends only on inputs

More information

Digital Design Datapath Components: Parallel Load Register

Digital Design Datapath Components: Parallel Load Register ECE 274 - Digital Logic Lecture Datapath Components: Processor: Controller + Datapath Lecture Parallel Load Register Shift Registers Multifunction Registers Multifunction Register Design Process Controller

More information

WE SERIES DIRECTIONAL CONTROL VALVES

WE SERIES DIRECTIONAL CONTROL VALVES WE SERIES DIRECTIONL CONTROL VLVES ISO4401 Size 03 ulletin 80340- DESIGNTION PGE Fetures nd Generl Description 3 Specifictions 4 Operting Limits 5 Tle of Contents Performnce Dt 6 Stndrd Models 7-8 Dimensions

More information

Day care centres (ages 3 to 5) Kindergarten (ages 4 to 5) taken part in a fire drill in her building and started to beep.

Day care centres (ages 3 to 5) Kindergarten (ages 4 to 5) taken part in a fire drill in her building and started to beep. You nd your fmily Here re eight key fire cn tke prt in sfety tips tht you should know Dy cre centres (ges 3 to 5) Kindergrten (ges 4 to 5) flsh Sty wy from hot things tht cn burn! Tell grown-up if you

More information

Unit 10: I don t feel very well

Unit 10: I don t feel very well Unit 10: I don t feel very well 10 1 The story: We meet Clire, phrmist, nd Greg, ustomer t the phrmy. Greg initilly goes to the phrmy to get something for hedhe, ut then he flls for Clire nd goes k repetedly

More information

Chapter 5 Sequential Circuits

Chapter 5 Sequential Circuits Logic and Computer Design Fundamentals Chapter 5 Sequential Circuits Part 2 Sequential Circuit Design Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

More information

ECE 545 Digital System Design with VHDL Lecture 2. Digital Logic Refresher Part B Sequential Logic Building Blocks

ECE 545 Digital System Design with VHDL Lecture 2. Digital Logic Refresher Part B Sequential Logic Building Blocks ECE 545 igital System esign with VHL Lecture 2 igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,

More information

Digital Fundamentals: A Systems Approach

Digital Fundamentals: A Systems Approach Digital Fundamentals: A Systems Approach Counters Chapter 8 A System: Digital Clock Digital Clock: Counter Logic Diagram Digital Clock: Hours Counter & Decoders Finite State Machines Moore machine: One

More information

Chapter 5 Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic Chapter 5 Synchronous Sequential Logic Chih-Tsun Huang ( 黃稚存 ) http://nthucad.cs.nthu.edu.tw/~cthuang/ Department of Computer Science National Tsing Hua University Outline Introduction Storage Elements:

More information

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part B Sequential Logic Building Blocks

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part B Sequential Logic Building Blocks ECE 545 igital System esign with VHL Lecture igital Logic Refresher Part B Sequential Logic Building Blocks Lecture Roadmap Sequential Logic Sequential Logic Building Blocks Flip-Flops, Latches Registers,

More information

FLIP-FLOPS AND RELATED DEVICES

FLIP-FLOPS AND RELATED DEVICES C H A P T E R 5 FLIP-FLOPS AND RELATED DEVICES OUTLINE 5- NAND Gate Latch 5-2 NOR Gate Latch 5-3 Troubleshooting Case Study 5-4 Digital Pulses 5-5 Clock Signals and Clocked Flip-Flops 5-6 Clocked S-R Flip-Flop

More information

months ending June 30th 2001 Innovators in image processing

months ending June 30th 2001 Innovators in image processing 101010011010 110101101 101010011 111101110101101111 1010100 1111011101011011111011101 011111011101011011111011101 110111110111010110111 010 Six 11010 1011101 11011111011101111 11011101 months ending June

More information

Universal Asynchronous Receiver- Transmitter (UART)

Universal Asynchronous Receiver- Transmitter (UART) Universal Asynchronous Receiver- Transmitter (UART) (UART) Block Diagram Four-Bit Bidirectional Shift Register Shift Register Counters Shift registers can form useful counters by recirculating a pattern

More information

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Nate Pihlstrom, npihlstr@uccs.edu Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts) Objective The objective of lab assignments 5 through 9 are to systematically design and implement

More information

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic equential logic equential circuits simple circuits with feedback latches edge-triggered flip-flops Timing methodologies cascading flip-flops for proper operation clock skew Basic registers shift registers

More information

THE UNIVERSITY OF TRINIDAD & TOBAGO

THE UNIVERSITY OF TRINIDAD & TOBAGO THE UNIVERSITY OF TRINI & TOGO FINL SSESSMENT/EXMINTIONS PRIL/MY 2014 ourse ode and Title: igital Systems and Logic esign Programme: Sc omputer Engineering ate and Time: Wednesday 23 rd. pril, 2014 uration:

More information

https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/

https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/ https://daffy1108.wordpress.com/2014/06/08/synchronizers-for-asynchronous-signals/ Synchronizers for Asynchronous Signals Asynchronous signals causes the big issue with clock domains, namely metastability.

More information

L5 Sequential Circuit Design

L5 Sequential Circuit Design L Sequential Circuit Design Sequential Circuit Design Mealy and Moore Characteristic Equations Design Procedure Example Sequential Problem from specification to implementation Ref: Unit 14 of text 9/2/2012

More information

RS flip-flop using NOR gate

RS flip-flop using NOR gate RS flip-flop using NOR gate Triggering and triggering methods Triggering : Applying train of pulses, to set or reset the memory cell is known as Triggering. Triggering methods:- There are basically two

More information

Notations Used in This Guide

Notations Used in This Guide User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. Plese understnd nd respect these cution symbols in

More information

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay)  CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 7 (07 Feb 2008) 1 Announcement 2 1 Combinational vs. Sequential Logic Combinational Logic Memoryless Outputs

More information

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger.

CS 110 Computer Architecture. Finite State Machines, Functional Units. Instructor: Sören Schwertfeger. CS 110 Computer Architecture Finite State Machines, Functional Units Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University

More information

Efficient Building Blocks for Reversible Sequential

Efficient Building Blocks for Reversible Sequential Effiient Building Bloks for Reversile Sequentil Ciruit Design Siv Kumr Sstry Hri Shym Shroff Sk. Noor Mhmmd V. Kmkoti Reonfigurle nd Intelligent Systems Engineering Group, Deprtment of Computer Siene nd

More information

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7 California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Design with VHDL Laboratory 7 Rational: The purpose of this lab is to become familiar in using

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 7 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

More information

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University `OEN 32 IGITL SYSTEMS ESIGN - LETURE NOTES oncordia University hapter 5: Synchronous Sequential Logic NOTE: For more eamples and detailed description of the material in the lecture notes, please refer

More information

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15 ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS 1 Classes of Logic Circuits two stable op. pts. Latch level triggered. Flip-Flop edge triggered. one stable op. pt. One-shot single pulse output no stable op.

More information

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT

A.R. ENGINEERING COLLEGE, VILLUPURAM ECE DEPARTMENT .R. ENGINEERING COLLEGE, VILLUPURM ECE EPRTMENT QUESTION BNK SUB. NME: IGITL ELECTRONICS SUB. COE: EC223 SEM: III BRNCH/YER: ECE/II UNIT-I MINIMIZTION TECHNIQUESN LOGIC GTES PRT- ) efine Minterm & Maxterm.

More information

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1 Sequential Logic E&CE 223 igital Circuits and Systems (A. Kennings) Page 1 Sequential Circuits Have considered only combinational circuits in which circuit outputs are determined entirely by current circuit

More information

CMSC 313 Preview Slides

CMSC 313 Preview Slides CMSC 33 Preview Slides These are draft slides. The actual slides presented in lecture may be different due to last minute changes, schedule slippage,... UMBC, CMSC33, Richard Chang CMSC

More information

Notations Used in This Guide

Notations Used in This Guide User's Guide Nottions Used in This Guide Sfety indictions The documenttion nd the projector use grphicl symbols to show how to use the projector sfely. The indictions nd their mening re s follows. Mke

More information

Introduction to Microprocessor & Digital Logic

Introduction to Microprocessor & Digital Logic ME262 Introduction to Microprocessor & Digital Logic (Sequential Logic) Summer 2 Sequential Logic Definition The output(s) of a sequential circuit depends d on the current and past states of the inputs,

More information

Combinational / Sequential Logic

Combinational / Sequential Logic Digital Circuit Design and Language Combinational / Sequential Logic Chang, Ik Joon Kyunghee University Combinational Logic + The outputs are determined by the present inputs + Consist of input/output

More information

Lecture 11: Synchronous Sequential Logic

Lecture 11: Synchronous Sequential Logic Lecture 11: Synchronous Sequential Logic Syed M. Mahmud, Ph.D ECE Department Wayne State University Aby K George, ECE Department, Wayne State University Contents Characteristic equations Analysis of clocked

More information

Experiment 8 Introduction to Latches and Flip-Flops and registers

Experiment 8 Introduction to Latches and Flip-Flops and registers Experiment 8 Introduction to Latches and Flip-Flops and registers Introduction: The logic circuits that have been used until now were combinational logic circuits since the output of the device depends

More information

Big Adventures. Why might you like to have an adventure? What kind of adventures might you enjoy?

Big Adventures. Why might you like to have an adventure? What kind of adventures might you enjoy? UNIT 7Tourism Ledership Sports Big Adventures Lesson One Before you red Why might you like to hve n dventure? Wht kind of dventures might you enjoy? Wht re these people doing? Would you be frid to try?

More information