Vias structural details and its effect on System performance

Similar documents
Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

A Simple, Yet Powerful Method to Characterize Differential Interconnects

Optimizing BNC PCB Footprint Designs for Digital Video Equipment

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

Keysight Technologies

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Microwave Interconnect Testing For 12G-SDI Applications

Facedown Terminations Improve Ripple Current Capability

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

RF Characterization Report

30 GHz Attenuator Performance and De-Embedment

Forensic Analysis of Closed Eyes

Monoblock RF Filter Testing SMA, In-Fixture Calibration and the UDCK

Why Engineers Ignore Cable Loss

Microwave Interconnect Testing For 12G SDI Applications

AltiumLive 2017: Effective Methods for Advanced Routing

Film Sequence Detection and Removal in DTV Format and Standards Conversion

User s Guide Rev 1.0

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

Keysight Technologies De-Embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer. Application Note

Keysight Technologies Method of Implementation (MOI) for BroadR-Reach Link Segment Tests Using E5071C ENA Option TDR

Tutorial Session 8:00 am Feb. 2, Robert Schaefer, Agilent Technologies Feb. 2, 2009

IMPACT ORTHOGONAL ROUTING GUIDE

Category 6A UTP cables shall be tested and proved to conform to TIA-568-C.2 standards.

Designing High Performance Interposers with 3-port and 6-port S-parameters

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE

Localization of Noise Sources in Large Structures Using AE David W. Prine, Northwestern University ITI, Evanston, IL, USA

Senior Project Manager / AEO

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

Product Specification PE613050

Product Specification PE613010

Chapter 6 Tuners. How is a tuner build: In it's most simple form we have an inductor and a capacitor. One in shunt and one in series.

Time Domain Simulations

A Real Word Case Study E- Trap by Bag End Ovasen Studios, New York City

A Real Word Case Study E- Trap by Bag End Ovasen Studios, New York City

Analyze Frequency Response (Bode Plots) with R&S Oscilloscopes Application Note

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Performance at the DUT: Techniques for Evaluating the Performance of an ATE System at the Device Under Test Socket

Emphasis, Equalization & Embedding

SI Design & Measurement Principles and Best Practices

GS1524 HD-LINX II Multi-Rate SDI Adaptive Cable Equalizer

Virtual Thru-Reflect-Line (TRL) Calibration

Investigation of Deembedding. up to 110GHz J.BAZZI *1, C. RAYA, A.CURUTCHET *, F.POURCHON #, N.DERRIER #, D.CELI #, T.ZIMMER *

!Ill ~ 168. Model490 Dual Input, Dual Trace Automatic Peak Power Meter

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

Features. = +25 C, 50 Ohm System

Performance Modeling and Noise Reduction in VLSI Packaging

GaAs, MMIC Fundamental Mixer, 2.5 GHz to 7.0 GHz HMC557A

ELECTRICAL PERFORMANCE REPORT

Features. = +25 C, 50 Ohm System

GaAs DOUBLE-BALANCED MIXER

GaAs DOUBLE-BALANCED MIXER

GaAs DOUBLE-BALANCED MIXER

Modula SDI Digital Video Enclosures

EMI/EMC diagnostic and debugging

Parameter Input Output Min Typ Max Diode Option (GHz) (GHz) Input drive level (dbm)

Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform

Measurement Accuracy of the ZVK Vector Network Analyzer

polarinstruments.com

MCP Signal Extraction and Timing Studies. Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010

GaAs MMIC Double Balanced Mixer

AE16 DIGITAL AUDIO WORKSTATIONS

Agilent N9355/6 Power Limiters 0.01 to 18, 26.5 and 50 GHz

PCB Probing for Signal-Integrity Measurements

SnapStak Stackable Snap-In Cable Hanger Electrical and Mechanical Testing Performance

EUROPA I PREAMPLIFIER MANUAL VER E5th street Superior WI USA davehilldesigns.com

USB-TG124A Tracking Generator User Manual

PicoScope 9300 Series migration guide

TKK S ASIC-PIIRIEN SUUNNITTELU

Dual Link DVI Receiver Implementation

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Modeling Microwave Waveguide Components: The Tuned Stub

Cohere Technologies Performance Evaluation of OTFS Waveform in Multi User Scenarios Agenda item: Document for: Discussion

HMC581LP6 / 581LP6E MIXERS - SMT. HIGH IP3 RFIC DUAL DOWNCONVERTER, MHz. Typical Applications. Features. Functional Diagram

TEST REPORT T&M Research Products, Inc. Model W11K20-3.5s Ω by M. E. Gruchalla PE, December 6, 2008

A Proof of Concept - Challenges of testing high-speed interface on wafer at lower cost

MM-wave Partial Information De-embedding: Errors and Sensitivities. J. Martens

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Zen and the Art of On-Wafer Probing A Personal Perspective

Features. = +25 C, LO = 0 dbm, Vcc = Vcc1, 2, 3 = +5V, G_Bias = +2.5V *

Design Brief - I35 and I35 DAC Stereo Integrated Amplifier

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Features. = +25 C, LO = 0 dbm, Vcc = Vcc1, 2, 3 = +5V, G_Bias = +2.5V *

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

Model 7330 Signal Source Analyzer Dedicated Phase Noise Test System V1.02

Realizing Waveform Characteristics up to a Digitizer s Full Bandwidth Increasing the effective sampling rate when measuring repetitive signals

GaAs DOUBLE-BALANCED MIXER

GaAs MMIC Double Balanced Mixer

Instructions for Carrying Out Generic Spectral Analysis Measurements with the HP-3562A Dynamic Signal Analyzer

Features. = +25 C, Vs = 5V, Vpd = 5V

Agilent Validating Transceiver FPGAs Using Advanced Calibration Techniques. White Paper

Enhanced Campaigns: A Post-Apocalyptic Survival Guide. William Goldfarb Sr. Client Manager Dustin Lewis Sr. Client Manager April 24 th 2013

GS2978 HD-LINX III Multi-Rate Dual Slew-Rate Cable Driver

PS User Guide Series Seismic-Data Display

Transcription:

Vias structural details and its effect on System performance Roger Dame, Principal Engineer, Oracle Corporation Gustavo Blando, Principal Engineer, Oracle Corporation Istvan Novak, Senior Principal Engineer, Oracle Corporation Jason Miller, Principal Engineer, Oracle Corporation Kevin Hinckley, Principal Signal Integrity Engineer, Oracle Corporation Agenda Anatomy of a via Via performance Frequency and Time domains Fast Edge Rate TDR techniques 50X scaled measurements Conclusion 2 1

Anatomy of a via 3 VIA PERFORMANCE Affects of stubbing on transition vias. Hz Hz 4 2

VIA PERFORMANCE Impedance mis-match on through vias 5 VIA PERFORMANCE We can summarize via performance within two major categories: Gross Discontinuities: via stubbing, special pads and other structures causing major resonances. Impedance Discontinuities: pads, stack symmetry, and the number of planes subtly affect impedance. The primary objective is to make vias seamless and inert in the channel like the trace it connects. 6 3

Frequency versus Time Domains Exploring Via sub-structures Can we use frequency--time or both domains to reveal via sub-structures and their affects so as to help us optimize via performance? We will explore these domains using a 3D solver. 7 Frequency domain: 16 layer stack 8 4

Insertion and return loss versus parameter changes: Insertion loss Return loss Hz Hz Insertion loss trends are expected, but no clear relations to the sub-structures can be observed. 9 Frequency domain: simple 8 layer stack: Let s test more structural changes one parameter at a time. 10 5

Insertion loss versus parameter changes: db db db db 11 Return loss versus parameter changes: db 12 6

Time domain: 16 layer stack Impedance target is 85 ohms, contrasting the default structure against two parameter changes with a Trise of 23ps. What do we see using faster rise times? 13 Time domain: 16 layer stack, TDR response vs Trise Fast Edge Rate TDR (FER) exposes detail. But can we use this? 14 7

Time domain: 16 layer stack, 3 parameter changes 15 Time domain: 16 layer stack, launch vs big discontinuities Launch the TDR at both ends, detail can get lost. 16 8

Time domain: 8 layer stack, launch impedance also impacts detail Lost detail with high launch impedance New detail with high launch impedance 17 Time domain: 8 layer stack, stepping through 8 parameter changes A bit messy, let s sort the sub-structures. Our target impedance is 50 ohms. 18 9

Time domain: 8 layer stack, sorting out structures with the least impact 19 Time domain: 8 layer stack, sorting out structures with the most impact 20 10

FER TDR Optimization We need to consider physical measurements using standard TDR equipment. But how are we going to physically generate a 2ps edge rate? The answer lies in the power of scaling.. 21 FER TDR Optimization: 50X 3D and Physical models We will use the simple 8 layer stack for these exercises. 22 11

FER TDR Optimization: 1X 50X dimensional details 3D model correlation Compare FER TDR traces for the 1X vs the 50X 3D scaled model. 1X: Trise=600fs 50X: Trise=30ps 23 FER TDR Optimization: (50X) Calibrating the TDR trace ϵ=1 (air), Tpd~85ps/inch Default trace Top pad Bottom pad 24 12

FER TDR Optimization: (50X) locating the large impedance discontinuity 25 FER TDR Optimization: (50X) best solution Default trace Increased top/bottom pads Added dummy signal pads 26 13

FER TDR Optimization: (50X) back to the Frequency domain How well did we do? Insertion loss Return loss Hz Hz ~1.2dB improvement @ 400MHz ~5.3db improvement @ 400MHz 27 50X Physical Model Correlation: considerations Absorbing boundary issue Flexibilility Simple construction 28 14

OHMS OHMS 1/10/2012 50X Physical Model Correlation: Absorbing boundaries: frequency vs time domains 29 50X Physical Model Correlation: 3D vs physical, default and 1 parameter change 50X VIA model correlation: measurement to 3D solver 50X VIA model correlation: measurement to 3D solver default structures (reference) added dummy pads on the signal layers 160 140 120 120 100 100 80 measured 3D solver 80 60 measured 3D solver 60 40 20 0 0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000 40 20 0 0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000 TIME (ps) TIME (ps) 30 15

Conclusions: Frequency domain does not provide substructure detail. Time domain using Fast Edge Rate TDR in simulation can reveal significant detail of a via s sub-structure. A simple process using this technique was demonstrated. The technique has been demonstrated against a 50X physical model. 31 16