International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-2015 ISSN DESIGN OF MB-OFDM SYSTEM USING HDL

Similar documents
Design and Implementation of Data Scrambler & Descrambler System Using VHDL

DesignandImplementationofDataScramblerDescramblerSystemusingVHDL

Fig 1. Flow Chart for the Encoder

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

A LOW COST TRANSPORT STREAM (TS) GENERATOR USED IN DIGITAL VIDEO BROADCASTING EQUIPMENT MEASUREMENTS

MODEL-BASED DESIGN OF LTE BASEBAND PROCESSOR USING XILINX SYSTEM GENERATOR IN FPGA

SDR Implementation of Convolutional Encoder and Viterbi Decoder

(51) Int Cl.: H04L 1/00 ( )

Implementation of a turbo codes test bed in the Simulink environment

Hardware Implementation of Viterbi Decoder for Wireless Applications

Transmission System for ISDB-S

Implementation of CRC and Viterbi algorithm on FPGA

A Programmable, Flexible Headend for Interactive CATV Networks

Commsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB

Exercise 4. Data Scrambling and Descrambling EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. The purpose of data scrambling and descrambling

DDC and DUC Filters in SDR platforms

Commsonic. Satellite FEC Decoder CMS0077. Contact information

Chapter 1. Introduction to Digital Signal Processing

Design of Low Power Efficient Viterbi Decoder

Digital Amateur TeleVision (D-ATV)

Satellite Digital Broadcasting Systems

The Discussion of this exercise covers the following points:

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Laboratory platform DVB-T technology v1

An Ultra-Low Power Physical Layer Design For Wireless Body Area Network

Commsonic. ISDB-S3 Modulator CMS0070. Contact information

DVB-T2 modulator design supporting multiple PLP and auxiliary streams

The Design of Efficient Viterbi Decoder and Realization by FPGA

Digital Transmission System Signaling Protocol EVLA Memorandum No. 33 Version 3

Commsonic. (Tail-biting) Viterbi Decoder CMS0008. Contact information. Advanced Tail-Biting Architecture yields high coding gain and low delay.

ENGINEERING COMMITTEE

IN DIGITAL transmission systems, there are always scramblers

ENGINEERING COMMITTEE Digital Video Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Digital Transmission Standard For Cable Television

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

II. SYSTEM MODEL In a single cell, an access point and multiple wireless terminals are located. We only consider the downlink

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Permutation based speech scrambling for next generation mobile communication

THE USE OF forward error correction (FEC) in optical networks

Keywords Xilinx ISE, LUT, FIR System, SDR, Spectrum- Sensing, FPGA, Memory- optimization, A-OMS LUT.

Analysis of Different Pseudo Noise Sequences

Memory Efficient LUT Based Address Generator for OFDM-WiMAX De-Interleaver

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

Design and FPGA Implementation of 100Gbit/s Scrambler Architectures for OTN Protocol Chethan Kumar M 1, Praveen Kumar Y G 2, Dr. M. Z. Kurian 3.

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

B Joon Tae Kim Jong Gyu Oh Yong Ju Won Jin Sub Seop Lee

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

Pattern Based Attendance System using RF module

A Novel Turbo Codec Encoding and Decoding Mechanism

MC-ACT-DVBMOD April 23, Digital Video Broadcast Modulator Datasheet v1.2. Product Summary

UPDATE TO DOWNSTREAM FREQUENCY INTERLEAVING AND DE-INTERLEAVING FOR OFDM. Presenter: Rich Prodan

Implementation of High Speed Adder using DLATCH

ENGN3213 Digital Systems and Microprocessors Sequential Circuits

CODING AND MODULATION FOR DIGITAL TELEVISION

Pre-5G-NR Signal Generation and Analysis Application Note

Keywords- Discrete Wavelet Transform, Lifting Scheme, 5/3 Filter

[Krishna*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Performance Analysis of Convolutional Encoder and Viterbi Decoder Using FPGA

Adaptive Sub-band Nulling for OFDM-Based Wireless Communication Systems

Memory efficient Distributed architecture LUT Design using Unified Architecture

ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6

A Real-time Input Data Buffering Scheme Based on Time Synchronization for a T-DMB Software Baseband Receiver

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

LIST OF PUBLICATIONS DR. DAVINDER PAL SHARMA

Design & Simulation of 128x Interpolator Filter

AbhijeetKhandale. H R Bhagyalakshmi

Design Matched Filter for Digital Transmission Ethernet

Gated Driver Tree Based Power Optimized Multi-Bit Flip-Flops

An MFA Binary Counter for Low Power Application

DESIGN OF HIGH SPEED RECONFIGURABLE COPROCESSOR FOR INTERLEAVER AND DE- INTERLEAVER OPERATIONS

Distributed Arithmetic Unit Design for Fir Filter

Flexible Multi-Bit Feedback Design for HARQ Operation of Large-Size Data Packets in 5G Khosravirad, Saeed; Mudolo, Luke; Pedersen, Klaus I.

VXI RF Measurement Analyzer

Construction of Cable Digital TV Head-end. Yang Zhang

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

EN V1.1.2 ( )

TERRESTRIAL broadcasting of digital television (DTV)

Simulating DVB-T to DVB-T2 Migration Opportunities in Croatian TV Broadcasting

Review paper on study of various Interleavers and their significance

Design of BIST with Low Power Test Pattern Generator

IEEE Broadband Wireless Access Working Group <

LUT Optimization for Memory Based Computation using Modified OMS Technique

White Paper Versatile Digital QAM Modulator

PEAK-TO-AVERAGE POWER RATIO REDUCTION IN AN FDM BROADCAST SYSTEM. Zhengya Zhang, Renaldi Winoto, Ahmad Bahai, and Borivoje Nikoli

Reference Parameters for Digital Terrestrial Television Transmissions in the United Kingdom

4. ANALOG TV SIGNALS MEASUREMENT

Modeling and Implementing Software-Defined Radio Communication Systems on FPGAs Puneet Kumar Senior Team Lead - SPC

Implementation of UART with BIST Technique

LFSR Counter Implementation in CMOS VLSI

Design, Simulation and Hardware Implementation of a Digital Television System: System Overview

A Low Power Delay Buffer Using Gated Driver Tree

Commsonic. DVB-S2 Modulator CMS0025. Contact information

Comparative Analysis of Stein s. and Euclid s Algorithm with BIST for GCD Computations. 1. Introduction

Multimedia Standards

VLSI IEEE Projects Titles LeMeniz Infotech

Latest Trends in Worldwide Digital Terrestrial Broadcasting and Application to the Next Generation Broadcast Television Physical Layer

Rec. ITU-R BT RECOMMENDATION ITU-R BT * WIDE-SCREEN SIGNALLING FOR BROADCASTING

WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS

Transcription:

ISSN 2229-5518 836 DESIGN OF MB-OFDM SYSTEM USING HDL Ms. Payal Kantute, Mrs. Jaya Ingole Abstract - Multi-Band Orthogonal Frequency Division Multiplexing (MB-OFDM) is a suitable solution for implementation of high speed data transmission in ultra wideband spectrum by dividing the spectrum into available multiple bands. In MB-OFDM system the most important part is base band of transmitter. The standard aims at the high data transmission rates of110 Mb/s over 10 meters, 220 Mb/s over 4 meters and 480Mb/s over 1 meter. The structure of MB-OFDM system transmitter using HDL is introduced in this paper.the design has been validated with active HDL.The results show that all modules designed has achieved the expected purpose both in precision and resource, with simplicity and high efficiency and can meet the demand of MB-OFDM transmitter baseband base systems. Index Terms - OFDM, UWB, Scrambler, Encoder, Puncturer, Interleaver, QPSK, IFFT multiplexing (MB-OFDM) ultra wideband (UWB) 1. INTRODUCTION system is being considered for the physical layer of the new IEEE wireless personal area network Multi-Band Orthogonal Frequency (WPAN) standard, IEEE 802.15.3a. The standard Division Multiplexing (MB-OFDM) [1,2] is a aims at the high data transmission rates of110 Mb/s suitable solution to implementation of high speed over 10 meters, 220 Mb/s over 4 meters and data transmission in ultra wideband spectrum by 480Mb/s over 1 meter [4]. Field programmable gate dividing the spectrum available into multiple array (FPGA) technology[6] is not only a key bands. MB-OFDM is a multi-carrier system where data bits are encoded to multiple sub-carriers, while being sent simultaneously. This results in the optimal usage of bandwidth. A set of orthogonal technology in digital system, but also plays an important role in application specific integrated circuit (ASIC) design field because of its design flexibility, and higher integration. The technical sub-carriers together forms an OFDM symbol. To line for the implementation of MB-OFDM avoid ISI due to multi-path, successive OFDM symbols are separated by guard band. This makes the OFDM system resistant to multi-path effects. The baseband of transmitter is one of the most transmitter baseband module with Active HDL software is introduced in this paper. It has been proved by the simulation results that the design of MB-OFDM transmitter baseband based on FPGA important parts in MB-OFDM system. The has good characterizes such as simple structure, structure of MB-OFDM system transmitter is easy implementation, high reliability and so on. introduced in this section. In recent years, UWB[3] communication systems have received significant attention from both the industry and the academia. 2. PROPOSED WORKAND OBJECTIVE In February 2002, the Federal Communications Commission (FCC) allocated 7,500 MHz of spectrum (from 3.1 GHz to 10.6 GHz) for use by UWB devices [4]. This ruling has helped to create new standardization efforts, like IEEE 802.15.3a [5], that focus on developing high speed wireless communication systems for personal area network. A multi-band orthogonal frequency division Fig -1: MB-OFDM Transmitter Baseband

ISSN 2229-5518 837 The aim of this project is to design MB- OFDM transmitter baseband base system using HDL.Basically we are implementing the digital baseband blocks of MB-OFDM transmitter [1] and its major components as follows & it is implemented with the help of VHDL code. scrambler/descrambler is defined similarly by a polynomial (for the scrambler in the figure it is (1+x -18 +x -23 )), which is also a transfer function of the descrambler. 2.1 Scrambler In telecommunications, a scrambler is a device that transposes or inverts signals or otherwise encodes a message at the transmitter to make the message unintelligible at a receiver not equipped with an appropriately set descrambling device. Types of Scramblers: 2.1.1 Additive (synchronous) scramblers Additive scramblers transform the input data stream by applying a pseudo-random binary sequence (PRBS) (by modulo-two addition). For the synchronous operation of the transmitting and receiving LFSR (that is, scrambler and descrambler), a sync-word must be us.additive scrambler/descrambler is defined by the polynomial of its LFSR is (1+x -14 +x -15 ) and its initial state. 2.2 Encoder Fig -3: Multiplicative scramblers In telecommunication, convolution code[7,8] is a type of error-correcting code in which each m- bit information symbol (each m-bit stream) to be encoded is transformed into an n bit symbol, where m/n is the code rate ( n>m). The transformation is a function of the k information symbols. Here we have used convolutional encoder. Fig -4: Rate 1/3 non-recursive, non systematic convolution Encoder with constraint length 3 Fig -2: Additive scramblers 2.1.2 Multiplicative (self-synchronizing) scramblers Multiplicative scramblers perform a multiplication of the input signal by the scrambler's transfer function in Z-space. They are discrete linear time-invariant systems. A multiplicative scrambler is recursive and a multiplicative descrambler is non-recursive.they do not need the frame synchronization, hence called self-synchronizing. Multiplicative The Figure shown above is a rate 1/3 (m/n) encoder with constraint length (k) of 3. Generator polynomials are G1 = (1, 1, 1), G2 = (0, 1, 1), and G3 = (1, 0, 1). Therefore, output bits are calculated (modulo 2) as follows: 1. n1 = m1 + m0 + m-1 2. n2 = m0 + m-1 3. n3 = m1 + m-1. 2.3 Puncturer Puncturing is the process of removing

ISSN 2229-5518 838 some of the redundant bits after encoding with an error-correction coding technique. Suppose L or NL bits of the output for convolution encoder, the puncturing matrix P with NL symbols is defined as a binary array, where 1 denotes the data that is sent out and 0 denotes the data that is deleted. If P has m zeros, the code rate after puncturing is L/(NL-m), where 0 m (N 1)L, L is the input of convolution encoder. 2.4 Interleaver Fig 5: Puncturer Fig 7: QPSK Mapping Writing the symbols in the constellation diagram in terms of the sine and cosine waves used to transmit them: Sn(t) = n = 1,2,3,4. cos(2 f t+ 2n-1 ), This results in a two-dimensional signal space with unit basis functions Interleaving is a process that makes a system more efficient, fast and reliable by arranging data in a noncontiguous manner.also it is a device that rearranges the ordering of sequence of symbols in a deterministic manner. 1(t) = 2(t) = sin(2 f t) points The first basis function is used as the in-phase component of the signal and the second as the quadrature component of the signal.hence, the signal constellation consists of the signal-space 4 2.6 IFFT 2.5 QPSK Fig 6: Interleaver QPSK uses four points on the constellation diagram, equispaced around a circle. QPSK is used to double the data rate as compared to BPSK.The coded and interleaved binary serial input data shall be divided into groups of two bits and converted into a complex number representing one of the four QPSK [9] constellation points.the conversion shall be performed according to the Gray-coded constellation mapping. The mapping relation of QPSK module is illustrated as in figure. IFFT is a core of the baseband of MB- OFDM transmitter. The bit streams will be modulated on various frequencies carrier by IFFT, initially carrier bank generating a set of subcarriers was necessary for OFDM in conventional or analogue approach. Each subcarrier was modulated with a constellation decided by bit combination, but this approach made system bulky and costlier. So to make system digital, simple, cheap, and efficient IFFT is being used. The N- Point IFFT [10, 11] is shown in the figure below.

ISSN 2229-5518 839 Fig 8: N-Point IFFT 3. SIMULATION RESULTS Using the design methods above, the simulation of each module for MB-OFDM transmitter baseband which has been validated with Active HDL is given. The following are the simulation results of the prime building blocks of the OFDM transmitter baseband base system. The simulation results of the puncturer are shown below in figure consisting two bit streams as input and providing only one punctured bit stream as output,which clearly shows that the bit rate is increased, it is shown below. 3.1 Simulation of Scrambler The input data stream is given to the scrambler. The simulation of scrambler is shown in the figure. 3.4 Simulation of Interleaver The output of puncture is given to the input of interleaver. It is a device that rearranges the ordering of sequence of symbols in a deterministic manner. Fig 9: The Simulation of scrambler 3.2 Simulation of Encoder The output of scrambler is given to the input of encoder because of which the bit rate increases. Fig 11: Simulations of Puncturer Fig 12: Simulations of interleaver 3.5 Simulation of QPSK Fig 10: Simulation of Encoder 3.3 Simulation of Puncturer

ISSN 2229-5518 840 base system. It provides the basis for the design of MB-OFDM system. This approach can also be used to design other high-speed communication systems or to improve their speed. 5. REFERENCES [1] J. Balakrishnan, A. Batra, A. Dabak, A multiband OFDM system for UWB communication, IEEE Conference on Ultra Wideband Systems and Fig 13: Simulation of QPSK Technologies, 2003, pp. 354 358. [2] A. Batra, J. Balakrishnan, A. Dabak, and et al, MultiBand OFDM Physical Layer Proposal for IEEE 802.15.3a, http://www.multibandofdm.org/presentations. html, MultiBand OFDM Alliance SIG, 2004. [3] First report and order in the matter of revision of part 15 of the commissions rules regarding ultra-wideband transmission systems, Federal Communications Commission (FCC 02-48), std., ET Docket 98-153, Apr. 2002. [4] Anuj Batra, et al., Design of a Multiband OFDM System for Realistic UWB Channel Environments, IEEE TRANSACTIONS ON Fig 14: Simulation of IFFT MICROWAVE THEORY AND TECHNIQUES, VOL. 52, NO. 9, SEPTEMBER 2004. [5] ISO/IEC, Information technology Telecommunications and information 3.6 Simulation of IFFT After IFFT block the complete baseband simulation will be observed which clearly indicates the multiple outputs, hence showing digitally the multiple bands of the system. The complete baseband simulation observed after the last block of the OFDM baseband system is shown in figure above. 4. CONCLUSION In this paper, an efficient way to design the IEEE 802 MB-OFDM transmitter baseband base system is presented. We have used VHDL coding to design each module of transmitter baseband for MB-OFDM with the help of Active HDL software.the paper presents about scrambler, encoder, puncture, interleaver, QPSK and IFFT. The simulation results indicate that the timing of each module is true and the results can meet the requirement of MB-OFDM transmitter baseband exchange between systems High Rate Ultra Wideband PHY and MAC Standard, 26907, Mar.2007, pp 15-59. [6] Ray Andraka, A survey of Cordic algorithms for FPGA based computers, Andraka Consulting Group, Inc,1998, pp1-10. [7] Yunghsiang S. Han, \Introduction to Binary Convolutional Codes", Graduate Institute of Communication Engineering, National Taipei University. [8] Dr. Chih-Peng Li, \Convolutional Codes", National sin-yat University,Wireless information transmission system lab. [9] Introduction to Quadrature Phase Shift Keying http://www.en.wikipedia.org/wiki/phaseshift_ keying [10] M. Mohamed Ismail,M.J.S Rangachar, Ch. D. V. Paradesi Rao An Area Efficient Mixed- Radix 4-2 Butterfly with Bit Reversal for OFDM Applications Proposed processor

ISSN 2229-5518 841 architecture that can greatly save the area cost with high-speed.they also give detail analysis of several FFT algorithms such as radix-2, radix-4 and split radix are given. [11] A. Corts, I. Vlez, M. Turrillas and J. F. Sevillano, \ Fast Fourier Transform Processors: Implementing FFT and IFFT Cores for OFDM Com munication Systems", TECNUN (Universidad de Navarra) and CEIT Spain,www.intechopen.com. [12]Wu Weiling,et,al. Mobile Communication Principle,Publishing house of electronics industry. Beijing, 2005,pp.161-170. [13]ISO/IEC, Information technology Telecommunications and informationexchange between systems High Rate Ultra Wideband PHY andmac Standard, 26907, Mar.2007, pp 15-59. Davinder Pal Sharma,Jasvir Singh, \DSP Based Implementation of Scrambler for 56Kbps Modem", Signal Processing An International Journal (SPIJ), Vol-4 (2), pp 85-96. 6. BIOGRAPHIES Ms. Payal Kantute Department of EXTC, PRMIT&R College of Engineering Badnera, Amravati, Maharashtra, India. Mrs. Jaya Ingole Associate Professor in PRMIT&R College of Engineering Badnera, Amravati, Maharashtra, India.