ECE 172 Digital Systems. Chapter 2.2 Review: Ring Counter, Johnson Counter. Herbert G. Mayer, PSU Status 7/14/2018

Similar documents
Registers and Counters

Counter dan Register

Computer Organization & Architecture Lecture #5

Asynchronous (Ripple) Counters

Logic Design II (17.342) Spring Lecture Outline

Counters

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Logic Design. Flip Flops, Registers and Counters

Universal Asynchronous Receiver- Transmitter (UART)

Chapter 6 Registers and Counters

Lecture 12. Amirali Baniasadi

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

ELE2120 Digital Circuits and Systems. Tutorial Note 8

1. Convert the decimal number to binary, octal, and hexadecimal.

ECE 331 Digital System Design

ECE 301 Digital Electronics

RS flip-flop using NOR gate

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Vignana Bharathi Institute of Technology UNIT 4 DLD

Experiment 8 Introduction to Latches and Flip-Flops and registers

ASYNCHRONOUS COUNTER CIRCUITS

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Introduction. Serial In - Serial Out Shift Registers (SISO)

Flip-Flops and Sequential Circuit Design

Module -5 Sequential Logic Design

Registers and Counters

Chapter 7 Counters and Registers

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

CHAPTER 6 COUNTERS & REGISTERS

Lecture 8: Sequential Logic

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

RS flip-flop using NOR gate

COMP sequential logic 1 Jan. 25, 2016

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Chapter 4. Logic Design

MC9211 Computer Organization

Logic Design Viva Question Bank Compiled By Channveer Patil

Registers and Counters

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Sequential Logic Counters and Registers

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Chapter 3 Unit Combinational

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

UNIT IV. Sequential circuit

Digital Logic Design ENEE x. Lecture 19

Unit-5 Sequential Circuits - 1

CHAPTER 4: Logic Circuits

Introduction to Microprocessor & Digital Logic

Dr. Shahram Shirani COE2DI4 Midterm Test #2 Nov 19, 2008

CHAPTER 4: Logic Circuits

Chapter 9: Shift Registers

EET2411 DIGITAL ELECTRONICS

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

IT T35 Digital system desigm y - ii /s - iii

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Registers and Counters

CHAPTER 4 RESULTS & DISCUSSION

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Multiplexor (aka MUX) An example, yet VERY useful circuit!

UNIVERSITI TEKNOLOGI MALAYSIA

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Logic Design II (17.342) Spring Lecture Outline

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Sequential Logic and Clocked Circuits

ECE 301 Digital Electronics

Scanned by CamScanner

LSN 12 Shift Registers

Lecture 11: Synchronous Sequential Logic

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Combinational vs Sequential

Sequential Logic. Analysis and Synthesis. Joseph Cavahagh Santa Clara University. r & Francis. TaylonSi Francis Group. , Boca.Raton London New York \

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

(Refer Slide Time: 2:03)

CHAPTER1: Digital Logic Circuits

CHW 261: Logic Design

Sequential Logic Notes

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

Contents Circuits... 1

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Principles of Computer Architecture. Appendix A: Digital Logic

Sequential Circuit Design: Principle

ENGG 1203 Tutorial. D Flip Flop. D Flip Flop. Q changes when CLK is in Rising edge PGT NGT

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

MODEL QUESTIONS WITH ANSWERS THIRD SEMESTER B.TECH DEGREE EXAMINATION DECEMBER CS 203: Switching Theory and Logic Design. Time: 3 Hrs Marks: 100

Delta-Sigma ADC

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

INC 253 Digital and electronics laboratory I

CS T34-DIGITAL SYSTEM DESIGN Y2/S3

Computer Architecture and Organization

WINTER 15 EXAMINATION Model Answer

Switching Theory And Logic Design UNIT-IV SEQUENTIAL LOGIC CIRCUITS

Transcription:

ECE 172 Digital Systems Chapter 2.2 Review: Ring Counter, Johnson Counter Herbert G. Mayer, PSU Status 7/14/2018 1

Syllabus l Ring Counter l Parallel Output Ring Counter l Ring Counter via D Flip-Flops l Timing Diagram of Ring Counter l Johnson Counter l Ring vs. Johnson Counter Table l Pros and Cons 2

Ring Counter Pictures and flow of ideas taken from [1] 3

Counter l When the output of a shift register array is fed back to its input, result is a ring counter l Data pattern contained within shift register will recirculate as long as clock pulse applied l Constant data pattern will repeat every n clock pulses in n-bit shift register; see below for n = 4 l But necessary first to load some data pattern l Initializing all 0 s or all 1 s doesn t count l How useful is such a simple, continuously looping digital signal pattern? l May be used for counting, count reduction via division, integer modulo operation 4

Abstract 4-bit Ring Counter Ring Counter via Shift Registers, 4-bit modulo counter: Possible to Initialize via parallel inputs D A.. D D Or serially via bit-string input at D A 5

Ring Counter l Above abstract 4-bit ring counter implemented as sequence of 4 Flip-Flops l May be JK or D Flip-Flops l Initialization may happen serially via D A input, costing 4 separate clock cycles l Or in parallel, costing 1 cycle, via array of inputs D A.. D D l Initial pattern repeats itself every 4 clocks l Number of Flip-Flops 4 is arbitrary, same logic for any number of components l Likely cases 16, 32, or 64 6

Abstract 4-bit Ring Counter Abstract Ring Counter, 4 bits, showing parallel outputs. Same repeated pattern of 4 bits every 4 clocks 7

Parallel Output Ring Counter l Above abstract 4-bit ring counter functions like the earlier l Yet shows possible parallel outputs Q A.. Q D l In addition to sequential output at Q D of last D Flip-Flop, serially 1 bit per clock cycle l Ring again implemented via direct feedback from last output to first input l If we interpret bit sequence of Flip-Flop as binary number, we d have to invert order of the powers of 2 l Leftmost 1 digit to be viewed lowest power l Bit string is 1 0 0 0, decimal value: 1, as in 2 0 l Next cycle yields 0 1 0 0, value: 2, as in 2 1 8

Ring Counter via D Flip-Flops Each of 4 bits of Ring Counter via D Flip-Flop: Output Q of FF D back to input D of FF A Read all 4 outputs in parallel Q A.. Q D, or serially at Q D 9

Timing Diagram of Ring Counter l Assuming 4 bits and initialization pattern of 1 0 0 0 for 4 bits, input pattern repeats every 4 cycles at output l 5 ½ cycles shown, to emphasize repeat of 1 10

Johnson Counter Taken from [2] 11

Johnson Counter Def: l A Johnson Counter is a modified ring counter, whose inverted output of last Flip- Flop becomes input to the first l Interestingly, the MOD of the Johnson Counter is 2 * n, with n being number of bits, i.e. number of Flip-Flops used 12

Johnson Counter l Named after Robert Royce Johnson, US inventor, 1928-2016 l Johnson Counter, AKA Johnson Ring Counter, AKA Twisted Ring Counter l Similar to Ring Counter above l But instead of using the output Q of last D Flop-Flop as input, inverted output Q becomes input of first Flip-Flop l Model here uses 4 Flip-Flops l Initial pattern of 1 0 0 0 of 4 input bits creates 1 output at Q of last (or 4 th ) D Flip-Flop, which is then fed into input of 1 st D Flip-Flop 13

Johnson Counter Table Johnson uses inverted output Q D of D Flip-Flop as Feedback into first Flip-Flop Input D 14

Johnson Counter Inverted Output Q of FF D into Input D of FF A 15

Johnson Counter l Johnson 4-bit ring counter streams blocks of four 0s followed by four 1s l Thus producing an 8-bit pattern with 4 Flip- Flops l Inverted output Q is connected to D input l Thus an 8-bit pattern continually repeats l Example: 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000, 1000 etc. l Circuit above shows such a Johnson Counter l Next table show Ring- and Johnson Counter 16

Ring vs. Johnson Counter Table Ring Counter and Johnson Counter Truth Table: Johnson Counter has 8 States with 4 Flip-Flops! 17

Pros and Cons l Johnson Ring counters used in ASIC and FPA design l Goal to create FSAs l Binary counter would required more complex adder circuit, using more components than a ring counter l Adder has higher propagation delay: l Delay steps for adder increase with number of digits l Propagation delay for Ring Counter is nearly constant, regardless of number of bits 18

Pros and Cons l Ring Counter can represent only n states, with n = number of bits (Flip-Flops) l Johnson Ring counters can represent 2 * n states l Binary adder can represent 2 n states l Johnson can self-initialize to all 0 state! l Ring- as well as Johnson Flip-Flop only have a limited number states 19

Bibliography 1. Wiki for Ring Counter: https:// www.allaboutcircuits.com/textbook/digital/ chpt-12/ring-counters/ 2. Wiki for Johnson counter: https:// www.electronics-tutorials.ws/sequential/ seq_6.html 3. Regular and Johnson ring counter together: https://en.wikipedia.org/wiki/ring_counter 4. Robert Joyce Jophnson: https:// en.wikipedia.org/wiki/ Robert_Royce_Johnson 20