Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

Similar documents
Asynchronous (Ripple) Counters

LATCHES & FLIP-FLOP. Chapter 7

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Introduction. Serial In - Serial Out Shift Registers (SISO)

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

RS flip-flop using NOR gate

Sequential Logic and Clocked Circuits

Digital Circuits 4: Sequential Circuits

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Digital Fundamentals: A Systems Approach

Counter dan Register

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Other Flip-Flops. Lecture 27 1

IT T35 Digital system desigm y - ii /s - iii

Rangkaian Sekuensial. Flip-flop

Experiment # 9. Clock generator circuits & Counters. Digital Design LAB

DIGITAL ELECTRONICS MCQs

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Chapter 4. Logic Design

Registers and Counters

EKT 121/4 ELEKTRONIK DIGIT 1

RS flip-flop using NOR gate

Serial In/Serial Left/Serial Out Operation

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Advanced Devices. Registers Counters Multiplexers Decoders Adders. CSC258 Lecture Slides Steve Engels, 2006 Slide 1 of 20

Chapter 3: Sequential Logic Systems

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

CHW 261: Logic Design

FLIP-FLOPS AND RELATED DEVICES

Digital Fundamentals: A Systems Approach

UNIVERSITI TEKNOLOGI MALAYSIA

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

EXPERIMENT #6 DIGITAL BASICS

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

Contents Circuits... 1

Registers and Counters

Scanned by CamScanner

ASYNCHRONOUS COUNTER CIRCUITS

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Discussion of New Equipment

EKT 121/4 ELEKTRONIK DIGIT 1

Review of Flip-Flop. Divya Aggarwal. Student, Department of Physics and Astro-Physics, University of Delhi, New Delhi. their state.

EECS 270 Midterm 2 Exam Closed book portion Fall 2014

MC9211 Computer Organization

Logic Devices for Interfacing, The 8085 MPU Lecture 4

Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill

Note 5. Digital Electronic Devices

Introduction to Microprocessor & Digital Logic

Chapter 9 MSI Logic Circuits

Physics 323. Experiment # 10 - Digital Circuits

1. Convert the decimal number to binary, octal, and hexadecimal.

D Latch (Transparent Latch)

MODULE 3. Combinational & Sequential logic

Experiment 8 Introduction to Latches and Flip-Flops and registers

5: Sequential Logic Latches & Flip-flops

Lecture 12. Amirali Baniasadi

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

ELCT201: DIGITAL LOGIC DESIGN

Sequential Logic Circuits

1. a) For the circuit shown in figure 1.1, draw a truth table showing the output Q for all combinations of inputs A, B and C. [4] Figure 1.

PHYS 3322 Modern Laboratory Methods I Digital Devices

Asynchronous counters

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

UNIT IV. Sequential circuit

Digital Electronics Lab #4 February 12, 2008

Asynchronous Counter

ME 515 Mechatronics. Introduction to Digital Electronics

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

CCE RR REVISED & UN-REVISED KARNATAKA SECONDARY EDUCATION EXAMINATION BOARD, MALLESWARAM, BANGALORE G È.G È.G È..

Lecture 8: Sequential Logic

Chapter. Synchronous Sequential Circuits

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

VU Mobile Powered by S NO Group

Analogue Versus Digital [5 M]

Unit 11. Latches and Flip-Flops

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

Chapter 5 Flip-Flops and Related Devices

Topic D-type Flip-flops. Draw a timing diagram to illustrate the significance of edge

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Module -5 Sequential Logic Design

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Unit-5 Sequential Circuits - 1

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

CS302 - Digital Logic Design FAQs By

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Transcription:

Lesson 12 Sierra College CIE-01 Jim Weir 530.272.2203 jweir43@gmail.com www.rstengineering.com/sierra Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays Flip-Flops: True name -- Bistable Multivibrator. A flip-flop ("ff") is a digital circuit that can remember what state the input was at any given time. It must be given a "look-see" pulse to tell it to fetch data and store it. Look at the circuit on the left. Don't try to figure out how it works; that's for CIE-20 students. What we should be seeing is what the various inputs and outputs do, not what goes on inside. There are two inputs and two outputs. Let's look at the two inputs first. One is what is called a "data" input and the other is the "gate" input. Just for illustration, let's say that there is a logic high at the data input and that there is a high at the gate. A logic high at the data input forces the Q output high (and the /Q -not Q- output low). Now switch the gate to "latch" by means of a logic low signal. The output is latched and nothing you do at the data input makes a bit of difference. Now give me a low at the data input and bring the gate high for the briefest of instants and then back low. What did we do? We "clocked" that data low onto the Q output and then instantly latched it. Again, nothing we do at the data input now makes a bit of difference -- Q will stay low until the end of time unless we put an "open the gate" pulse onto the gate input. If Q is low, by the way, what state is /Q? Page 1 of 7

This is the most elemental of memory cells. Remember last week when we were trying to remember what an "a" was? 01100001, as I binarially recall. To store that one letter, you would have to have 8 of these circuits with the first Q a zero, the second and third Qs one, then the next 4 Qs zero, and finally the eighth Q a 1. Fortunately for us, we can manufacture these "memory cells" by the billions on the head of a silicon pin. We can go one step further with a little magic and witchcraft. Here is a diagram of a popular CMOS ff called a 4013. Note that it has a DATA input and what we called a "latch" input on the ff above, we now call a CLOCK input for a very good reason. We normally use these ffs with a digital square wave called a "clock". Internally we have arranged a series of and, nand, or, and nor gates to make it so that the DATA logic is transferred to the Q output when the clock square wave transitions from LOW to HIGH. Whatever logic level is on the data input when the clock transitions from low to high is immediately transferred to the Q output (and what does the /Q output do under these circumstances?). This is called a D(ata) type ff. There are two other inputs called S(et) and R(eset) but for right now, let's not worry about them. They are used in some applications to override the data and clock operations. Page 2 of 7

A very popular configuration of this "D" type ff is to connect the /Q output to the data input. Let's see what this configuration (called a "T" type ff). You may assume that the /Q is high or low to start off with; it really makes no difference. Let's assume a high, just for example. A high on /Q means a high on D. When the clock transitions low to high, that transfers the data high to the Q output and forces the /Q output low. When the next transition occurs, the low on the /Q output transfers to the Q output, and round and around we go. On an oscilloscope, this is what you would see: We call this a T(oggle) type of configuration because for each two clock pulses we get exactly one Q transition. In effect, we have DIVIDED the clock frequency by two. Hmmm What would happen if we connected two of these T ffs in series, with the Q output of the first one becoming the clock input of the second? Again, we divide by two giving a total division of the clock by 4. Oh, boy. I'll bet a third T ff would give us a divide by eight, and now we are off to the races. By a clever use of AND gates, I can "decode" the Q outputs and the clock to make a digital DIVIDER of any integer multiple I want. I'll call the clock 1, the first Q 2, the second Q 4, and the third Q 8. If I AND the first Q with the clock, I divide by 2+1 or 3. If I AND the first Q with the second Q I divide by 2+4 or 6. By a clever arrangement of AND and OR gates, I can divide by any integer I want so long as I have enough flipflops in series. Page 3 of 7

Counters -- We can take some of those ffs, combine them on a single chip with some decoding gates and come up with a counter. Case in point is the venerable CMOS 4017 decade counter. Here is what an oscilloscope would see connected to the various inputs and outputs on a 4017 counter Note that for each rising edge of the clock, the counter advances one "decimal" place. One, two, three, and so on. This is not the only kind of counter we could have. You may want to visit http://www.electronicsclub.info/cmos.htm To see just a sampling of the counters that are available. Page 4 of 7

Decoders And Digital Displays -- A DECODER is meant to take a digital byte and output some other code that is usable for another purpose. For example, the CMOS 4028 shown at http://www.electronicsclub.info/cmos.htm takes a 4-bit binary digital word representing the decimal digits 0-9 (binary 0000 through 1001) and output the decimal value. This digital word is called BCD for Binary Coded Decimal. Before we start to talk about the CMOS 4511, it would be smart of us to talk about digital displays. If all we want to display are the decimal numbers 0-9, we can do it with what is called a 7- segment display. If, for example, I have 7 matchsticks, I can arrange them in a way to display all ten decimal numbers. Similarly, I can arrange 7 LEDs in a mirrored "trough" to do the same task. Each one of the diodes shown above (a-g) are laid into a v-shaped trough that is mirrored to diffuse the light from the diode across the whole "bar" trough. For example, if I want to display the numeral 9, I would turn on diodes a, b, c, f, and g. (Plus, for some applications, a decimal point.) Please don't restrict me to LEDs. Look at your See how the time digits are made up from little arranged in the same configuration? Those are crystals" and are much more efficient in power LEDs. The neat high intensity displays on some upper gear? Vacuum fluorescent or gas discharge. Any make light, you can make digits by an appropriate lights you turn on. wristwatch. black bars called "liquid usage than priced stereo way you can choice of which So how do we turn these digits on? With a BCD to seven segment display DECODER. Back to the decoder page if you please. See the 4511? This common CMOS decoder will take a BCD word and directly drive those seven segments in an LED display and will drive other types of displays by adding a few more parts to the circuit. Look at the next page to see the various ways of driving different types of displays. Page 5 of 7

Page 6 of 7

Page 7 of 7