High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

Similar documents
REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

On Turbo Code Decoder Performance in Optical-Fiber Communication Systems With Dominating ASE Noise

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

IMPROVING TURBO CODES THROUGH CODE DESIGN AND HYBRID ARQ

HYBRID CONCATENATED CONVOLUTIONAL CODES FOR DEEP SPACE MISSION

Higher-Order Modulation and Turbo Coding Options for the CDM-600 Satellite Modem

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Adaptive decoding of convolutional codes

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

Transmission Strategies for 10GBase-T over CAT- 6 Copper Wiring. IEEE Meeting November 2003

Implementation of a turbo codes test bed in the Simulink environment

Probabilistic Shaping of High-Order QAM for Optical Fiber Systems

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization

Low-Floor Decoders for LDPC Codes

EFFECT OF THE INTERLEAVER TYPES ON THE PERFORMANCE OF THE PARALLEL CONCATENATION CONVOLUTIONAL CODES

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

Technical report on validation of error models for n.

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

NUMEROUS elaborate attempts have been made in the

On the design of turbo codes with convolutional interleavers

MEASUREMENT- BASED EOL STOCHASTIC ANALYSIS AND DOCSIS 3.1 SPECTRAL GAIN AYHAM AL- BANNA, DAVID BOWLER, XINFA MA

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

Fault Detection And Correction Using MLD For Memory Applications

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

Successive Cancellation Decoding of Single Parity-Check Product Codes

FPGA Implementation OF Reed Solomon Encoder and Decoder

Decoder Assisted Channel Estimation and Frame Synchronization

Frame Synchronization in Digital Communication Systems

Cyclic Channel Coding algorithm for Original and Received Voice Signal at 8 KHz using BER performance through Additive White Gaussian Noise Channel

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

Problems of high DFE coefficients

Review paper on study of various Interleavers and their significance

FEC code for 25/50/100G EPON

A Novel Turbo Codec Encoding and Decoding Mechanism

MEMORY ERROR COMPENSATION TECHNIQUES FOR JPEG2000. Yunus Emre and Chaitali Chakrabarti

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

Statistical Consulting Topics. RCBD with a covariate

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

RS-FEC Codeword Monitoring for 802.3cd

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Turbo Decoding for Partial Response Channels

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

[Dharani*, 4.(8): August, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

FEC code for 25/50/100G EPON

Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

Dual-V DD and Input Reordering for Reduced Delay and Subthreshold Leakage in Pass Transistor Logic

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

A 9.52 db NCG FEC scheme and 164 bits/cycle low-complexity product decoder architecture

This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright.

Lossless Compression Algorithms for Direct- Write Lithography Systems

A Robust Turbo Codec Design for Satellite Communications

from ocean to cloud ADAPTING THE C&A PROCESS FOR COHERENT TECHNOLOGY

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

FEC Selection for 25G/50G/100G EPON

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

Comment #147, #169: Problems of high DFE coefficients

BER Performance Comparison of HOVA and SOVA in AWGN Channel

Self-Test and Adaptation for Random Variations in Reliability

On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications

CCSDS TELEMETRY CHANNEL CODING: THE TURBO CODING OPTION. Gian Paolo Calzolari #, Enrico Vassallo #, Sandi Habinc * ABSTRACT

An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

Implementation and performance analysis of convolution error correcting codes with code rate=1/2.

BER margin of COM 3dB

Fast Polar Decoders: Algorithm and Implementation

Wyner-Ziv Coding of Motion Video

400GbE AMs and PAM4 test pattern characteristics

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

homework solutions for: Homework #4: Signal-to-Noise Ratio Estimation submitted to: Dr. Joseph Picone ECE 8993 Fundamentals of Speech Recognition

Investigation of Look-Up Table Based FPGAs Using Various IDCT Architectures

Code-aided Frame Synchronization

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

IEEE P a. IEEE P Wireless Personal Area Networks. hybrid modulation schemes and cameras ISC modes

Hardware Implementation of Viterbi Decoder for Wireless Applications

Power Optimization by Using Multi-Bit Flip-Flops

IEEE Broadband Wireless Access Working Group < On Concatenation of Block Turbo Codes for OFDMA

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

Peak Dynamic Power Estimation of FPGA-mapped Digital Designs

Distributed Video Coding Using LDPC Codes for Wireless Video

Joint Rewriting and Error Correction in Flash Memories

Channel models for high-capacity information hiding in images

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS

TERRESTRIAL broadcasting of digital television (DTV)

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

Schemes for Wireless JPEG2000

ISSCC 2003 / SESSION 19 / PROCESSOR BUILDING BLOCKS / PAPER 19.5

Interleaver Design for Turbo Codes

Error Concealment for SNR Scalable Video Coding

Further Investigation of Bit Multiplexing in 400GbE PMA

Robust Joint Source-Channel Coding for Image Transmission Over Wireless Channels

UC Berkeley UC Berkeley Previously Published Works

Rate-Adaptive Codes for Distributed Source Coding

Transcription:

1 Sponsored High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations Joel M. Morris, PhD Communications and Signal Processing Laboratory (CSPL) UMBC/CSEE Department 1000 Hilltop Circle, Catonsville, MD 21250 morris@umbc.edu 410.455.3503 Presented @ LTS, 18 June 2004

FEC Coding: RCD Codes 2 Subset of Regular LDPC Codes Decodable via Variety of Decoder Schemes w/ Choice Driven by Performance vs. Technology Trade-offs Majority-Logic (MLG) Decoding Iterative Hard-Decision Decoding (Bit-Flipping) Iterative Soft-Decision Decoding (SPA) High Code Rates (Low Overhead) Possible Weakly Random-like

Multiple slope-parity codes code-rate vs η 3 RCD codes

FEC Coding 4 Weight enumerator function (WEF) for RCD Codes WER/BER performance bounds Upper & lower bounds on BDD for BSC Union bound as upper bound on ML decoding BFA decoding of RCD codes for decoding 3 & 4 error patterns on BSC Exhaustive enumeration and classification of 3 & 4 error patterns for various η Expression conjectured for 3 errors, FPGA design of BFA for (255,175) LDPC code η

WER performance bounds for RCD code under BFA for BSC and EBFA for BSC/E η = 23 5

Channel Models 6 BAC model ~ chi-squared pdf based Shannon limit expression & plots Channel capacity expressions & plots WER lower bound curves & plots Optimal crossover errors close to BSC errors BSC model obtained via threshold settings M BSC/E model yields significant improvement over BSC Using EBFA on BSC/E for RCD codes Using extended BDD on BSC/E for LDPC codes Channel capacity and Shannon limit comparisons w/bsc

BAC transition probabilities ε 0 and ε 1 vs β for M =3 and M =101 7 β = R E N c b o

BAC capacity vs β and Q for various M 8 ( ) ( + ) ( ) β = RE c b No Q = µ µ σ σ = β M + M + 2 β 1 0 1 0

BAC capacity vs β avg for various M 9 2 2 µ µ β = 1 avg σ + 0 1 2 2 σ 0 1 2 = 2 2 2M + 4βM + β 2M + 4β

BAC Shannon limit of β and Q vs R c for various M 10

Optimal threshold t min vs R c for BSC/E channel 11 t min = optimal threshold for BSC/E

Shannon limit E b /N o vs R c using t min for BSC/E channel 12 (db) BSC/E channel using threshold t min Optimal BSC value

Evaluations 13 Sensitivity of SPA decoding of LDPC codes to noise variations σ 2 P DWC as a lower bound on WER for class of hard decision decoders for BSC extendable to soft-decision decoding DAIS ~ joint development of adaptive IS algorithms & software for simulation evaluation of FEC systems at very low BERs AWGN-BPSK channel initially Conceptually extendable to other channel models Provisional patent application obtained

BER for (96,50) LDPC code under SPA decoding via DAIS 14 E b /N o (db)

WER/BER for RCD code under SPA decoding via DAIS η = 37 15

Papers, Presentations, Dissertations, etc. 16 Mamtora, D., Mahadevan, A., and Morris, J. M., A Performance Surface Characterizing Sensitivity to Incorrect Channel Noise Statistics for SPA Decoding of LDPC Codes for M-QAM, Proc. 3 rd Int l. Symp. Turbo Codes and Related Topics, Brest, France, 1 5 Sept. 2003, pp. 559-562.. Martin, W. and Morris, J. M., The RCD Array Code is a Weakly Random-Like Code, Proc. 3 rd Int l. Symp. Turbo Codes and Related Topics, Brest, France, 1 5 Sept. 2003, pp. 351-354. William R. Martin, "The Weight Enumerator Function for the RCD Array Codes: A Class of LDPC Codes", Ph.D. Dissertation, CSEE Dept/UMBC, Dec. 2003. Mahadevan, A. and Morris, J. M., "On the Bounded-Distance Decoder's Probability of Decoding to a Wrong Codeword as a Lower Bound on WER for a Class of Decoders", submitted to IEEE Trans. Information Theory, 2004. Mahadevan, A. and Morris, J. M., On Minimum-WER Performance of FEC Codes for the BSC/E Based on BPSK-AWGN Under Extended Bounded Distance Decoding, submitted to IEEE Trans. Communications, 2004. R. Holzlöhner, A. Mahadevan, C. R. Menyuk, J. M. Morris, and J. Zweck, Evaluation of the Very Low BER of FEC Codes Using Dual Adaptive Importance Sampling, to appear IEEE Communication Letters, 2004. Amitkumar Mahadevan., "On RCD Codes as a Class of LDPC Codes: Properties, Decoding, and Performance Evaluation, PhD Dissertation, CSEE Dept/UMBC, Dec. 2004 (expected)., Mahadevan, A., Menyuk, C. R., Morris, J. M.,, Dual Adaptive Importance-Sampling Technique for Estimating Probabilities of Very Rare Events in Coded Communication Systems, Provisional Patent Application #60/486,970, 14 July 2003.

Proposed Future Topics 17 Extension of RCD codes to codes having 4 slope (diagonal) sets Hardware (FPGA) implementation of BFA, and test via Carter s testbed P DWC as WER lower bound for soft-decision decoders Additional channel models with erasures (2-thresholds): BAC/SE & BSC/AE Channel models incorporating DPSK modulation/demodulation DAIS used for sensitivity studies & non-bsc channel models DAIS patent & further development for commercial licensing Quantum channel models and error correction