Samsung VTU11A0 Timing Controller

Similar documents
MediaTek MSD95C0H DTV SoC

Nan Ya NT5DS32M8AT-7K 256M DDR SDRAM

Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

Texas Instruments OMAP1510CGZG2 Dual-Core Processor Partial Circuit Analysis

NXP t505f Smart Card RFID Die Embedded NOR Flash Die From Smart Card World MIFARE Ultralight C

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

Freescale SPC5604BF1CLL6 Embedded NOR Flash with M27V Die Markings 32 Bit Power Architecture Automotive Microcontroller 90 nm Logic Process

STMicroelectronics LSM330DLC inemo Inertial Module: 3D Accelerometer and 3D Gyroscope. MEMS Package Analysis

Infineon HYB18T512160AF-3.7 DDR2 SDRAM Circuit Analysis

MagnaChip HV7161SP 1.3 Megapixel CMOS Image Sensor Process Review

STMicroelectronics S550B1A CMOS Image Sensor Imager Process Report

STMicroelectronics NAND128W3A2BN6E 128 Mbit NAND Flash Memory Structural Analysis

STMicroelectronics L6262S BCD-MOS IC Structural Analysis

Layout Analysis Analog Block

Lucent ORCA OR2C15A-2S208 FPGA Circuit Analysis

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

EE262: Integrated Analog Circuit Design

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

16 Stage Bi-Directional LED Sequencer

List of the CMOS 4000 series Dual tri-input NOR Gate and Inverter Quad 2-input NOR gate Dual 4-input NOR gate

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

PICOSECOND TIMING USING FAST ANALOG SAMPLING

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

4.S-[F] SU-02 June All Syllabus Science Faculty B.Sc. II Yr. Instrumentation Practice [Sem.III & IV] S.Lot

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course


C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

WINTER 15 EXAMINATION Model Answer

FPGA Design. Part I - Hardware Components. Thomas Lenzi

IT T35 Digital system desigm y - ii /s - iii

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

Logic Design II (17.342) Spring Lecture Outline

Bachelor Level/ First Year/ Second Semester/ Science Full Marks: 60 Computer Science and Information Technology (CSc. 151) Pass Marks: 24

12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009

Chrontel CH7015 SDTV / HDTV Encoder

Timing EECS141 EE141. EE141-Fall 2011 Digital Integrated Circuits. Pipelining. Administrative Stuff. Last Lecture. Latch-Based Clocking.

A MISSILE INSTRUMENTATION ENCODER

A low jitter clock and data recovery with a single edge sensing Bang-Bang PD

Counter dan Register

PESIT Bangalore South Campus

UNIT V 8051 Microcontroller based Systems Design

L CHANNEL LOW POWER PREAMPLIFIER

Computer Architecture and Organization

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

ECEN620: Network Theory Broadband Circuit Design Fall 2014

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

Maintenance/ Discontinued

Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems

Microprocessor Design

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Large Area, High Speed Photo-detectors Readout

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

AD9884A Evaluation Kit Documentation

Where Are We Now? e.g., ADD $S0 $S1 $S2?? Computed by digital circuit. CSCI 402: Computer Architectures. Some basics of Logic Design (Appendix B)

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

Interfacing the TLC5510 Analog-to-Digital Converter to the

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING SUBJECT CODE: CS1202 ELECTRONIC CIRCUITS AND DIGITAL SYSTEMS (FOR THIRD SEMESTER IT & CSE)

AE/AC/AT54 LINEAR ICs & DIGITAL ELECTRONICS DEC 2014

7454 4x2 AND/NOR x4 AND/NOR x2 Ex-NOR/Ex-OR x NAND 2x INVERTER X8 OR/NOR 14. EXPANDER x4 AND EXPANDER 14

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM


SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

CSE140L: Components and Design Techniques for Digital Systems Lab. CPU design and PLDs. Tajana Simunic Rosing. Source: Vahid, Katz

SA4NCCP 4-BIT FULL SERIAL ADDER

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Model 5240 Digital to Analog Key Converter Data Pack

Linear Circuit Design Handbook

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

Designing for the Internet of Things with Cadence PSpice A/D Technology

Principles of Computer Architecture. Appendix A: Digital Logic

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Laboratory 4. Figure 1: Serdes Transceiver

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Logic Devices for Interfacing, The 8085 MPU Lecture 4

STA2051E VESPUCCI 32-BIT SINGLE CHIP BASEBAND CONTROLLER FOR GPS AND TELEMATIC APPLICATIONS 1 FEATURES. Figure 1. Packages

DMC550 Technical Reference

UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN

Intersil Digital Video Products

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

EE 330 Final Design Projects Spring 2015

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Sequential Logic and Clocked Circuits

Data Conversion and Lab (17.368) Fall Lecture Outline

Evaluation Board for CS4954/55

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

CH7021A SDTV / HDTV Encoder

ECE321 Electronics I

AN-822 APPLICATION NOTE

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

Transcription:

Samsung VTU11A0 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com

Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights. Chipworks Inc. 2015 all rights reserved. Chipworks and the Chipworks logo are registered trademarks of Chipworks Inc. This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information. CAR-1410-901 26456DYZM Revision 1.0 Published: April 17, 2015

Overview Introduction Brief Design Overview Component Descriptions Device Summary Figures To view, please click on the appropriate bookmark in the panel on the left. 0.1.1 Package Markings 0.1.2 Package X-Ray 0.1.3 Die Markings 0.2.1 Die Photograph 0.2.2 Annotated Die Photograph 0.2.3 Die Photograph Polysilicon Layer Extracted Areas 0.2.4 Die Architecture Schematics 1.0.0 Top Level Block Diagram 2.0.0 Tx Slice Pair 2.1.0 Parallel-to-Serial Converter with Pre-Emphasis Delays 2.1.1 Ten-to-One Serializer 2.1.2 Five-to-One Multiplexer 2.1.3 Interface Buffer 2.2.0 Differential Transmit Driver 2.2.0 Differential Transmit Driver 2.2.1 Pre-Drivers 2.2.1 Pre-Drivers 2.2.2 Main Driver with Impedance Control 2.2.2 Main Driver with Impedance Control 2.2.2 Main Driver with Impedance Control 2.2.2 Main Driver with Impedance Control 2.2.3 Pre-Emphasis Driver 2.2.3 Pre-Emphasis Driver

2.2.3 Pre-Emphasis Driver 2.2.3 Pre-Emphasis Driver 2.2.4 Main Driver Pull-Up 2.2.5 Main Driver Pull-Down 2.2.8 Pre-Emphasis Driver Pull-Up 2.2.9 Pre-Emphasis Driver Pull-Down 2.2.10 Impedance Control Selector 2.2.10 Impedance Control Selector 2.2.12 Interface Buffer 2.2.13 Inverting Buffer Array

2.2.13 Inverting Buffer Array 2.3.0 Tx Slice Pair Bond Pads and ESD 2.3.1 RC-Triggered Power Clamp 2.4.0 Transmit Clocks 2.4.1 Clock Divider 2.5.0 Loop-Back De-Serializer 2.5.2 Programmable Clock Delay 2.5.3 Digital Unit Delay 2.5.4 Loop-Back SIPO Output Latch Timer 2.5.5 One-to-Five Deserializer 2.6.0 Enable Logic 2.7.0 Buffer Array 2.8.0 Interface Buffer 3.0.0 Phase-Locked Loop 3.1.0 Reference Clock Selector and Divider 3.1.1 Reference Clock Divider 3.2.0 Phase-Frequency Detector 3.3.0 High-Gain Charge Pump 3.3.1 Voltage Follower 3.4.0 Low-Gain Charge Pump 3.4.1 Voltage Follower 3.5.0 Op-Amp 3.6.0 Loop Filter 3.7.0 Summing Amplifier 3.8.0 Ring VCO 3.8.1 VCO Variable Delay Stage 3.8.2 VCO Delay Cell (8X) 3.8.3 VCO Delay Cell (4X) 3.8.4 VCO Delay Cell (2X) 3.8.5 VCO Delay Cell (1X) 3.8.6 VCO Delay Cell (2X) 3.9.0 VCO Output Buffers with Input Trip-Point Regulation 3.9.1 Differential CMOS VCO Buffer 3.9.2 VCO Buffer Error Amplifier 3.10.0 VCO Cycle Counter

3.10.1 Buffer with Differential Slew Correction 3.11.0 PLL Post-Divider and TX Clock Drivers 3.11.1 Clock Divider 3.11.2 Buffer with Differential Slew Correction 3.11.3 Buffer with Differential Slew Correction 3.11.4 Buffer with Differential Slew Correction 3.11.5 Clock Multiplexer 3.11.6 Buffer with Differential Slew Correction 3.11.7 Clock Gate 3.11.8 Clock Divider 3.11.9 Buffer with Differential Slew Correction 3.11.10 Four-Cycle Delay 3.12.0 Phase Picker 3.13.0 Programmable Clock Divider 3.13.1 Clock Divider 3.13.2 Registers 3.13.3 Counter Logic 3.14.0 Programmable Clock Divider 3.14.1 Buffer with Differential Slew Correction 4.0.0 Partial DPLL 4.1.0 Ring VCO 4.1.1 VCO Variable Delay Stage 4.1.2 VCO Delay Cell (8X) 4.1.3 VCO Delay Cell (4X) 4.1.4 VCO Delay Cell (2X) 4.1.5 VCO Delay Cell (1X) 4.1.6 VCO Delay Cell (2X) 4.2.0 VCO Phase Buffer Array 4.2.1 VCO Buffer 4.3.0 DPLL VCO Cycle Counter 4.3.1 Ripple Counter 4.4.0 DPLL Post-Scaler Dividers 4.4.1 Clock Divider 4.4.2 Clock Divider Core 4.5.0 VCO Buffer

4.6.0 Multiplexer Array 4.7.0 DPLL I-DAC 4.8.0 Programmable RC-filter 4.9.0 Transconductance Amplifier 4.10.0 Failing Edge Delay 5.0.0 Bias Generation and Impedance Calibration 5.1.0 Bandgap Reference 5.2.0 Reference DAC 5.2.1 Two-to-Four Decoder 5.2.2 Level Shifter 5.2.3 Three-to-Eight Decoder 5.3.0 Internally Referenced V-to-I Converter 5.4.0 Externally Referenced V-to-I Converter 5.5.0 Internally Referenced V-to-I Converter 5.6.0 Pull-Down Impedance Calibration 5.6.1 Current Switch 5.7.0 Pull-Up Impedance Calibration 5.8.0 NMOS Current Mirror 5.9.0 NMOS Current Mirror 5.10.0 PMOS Current Mirror 5.11.0 Internal Voltage Regulator 5.11.1 Current-to-Voltage Conversion 5.12.0 PMOS Current Mirror 5.13.0 Analog Test Access 5.13.1 Test Access Decoder 6.0.0 Miscellaneous PLL Control Logic 6.1.0 Interface Buffer 6.2.0 Three-Bit Ripple Counter 6.3.0 Interface Buffer 6.4.0 Interface Buffer 6.5.0 Interface Buffer 6.6.0 Interface Buffer

7.0.0 Control Logic 8.0.0 Bond Pads and ESD 9.0.0 Decoupling and Diodes 10.0.0 Buffer Array 11.0.0 Buffer Array 12.0.0 Pass-Through Buffers 12.1.0 Interface Buffer 13.0.0 Unused Components 13.1.0 Interface Buffer 14.0.0 Unused Components 15.0.0 Unused Components 16.0.0 Interface Buffer Cell Library About Chipworks

About Chipworks Patent and Technology Partner to the World s Most Successful Companies For over 20 years, Chipworks has been a trusted patent and technology partner to the world s largest and most successful companies. Business leaders rely on us to help them identify and fully leverage their most valuable patents and provide crucial analysis of high-revenue products in the most competitive, fastest changing technology markets. By combining deep patent and market knowledge with an unmatched ability to analyze the broadest range of technology products we are able to provide the most insightful Patent Intelligence and Competitive Technical Intelligence services in the industry. Contact Chipworks To find out more information about this report, or any other reports in our library, please contact Chipworks at 1-613-829-0414. Chipworks 1891 Robertson Road, Suite 500 Ottawa, Ontario K2H 5B7 Canada T 1-613-829-0414 F 1-613-829-0515 Web site: www.chipworks.com Email: info@chipworks.com Please send any feedback to feedback@chipworks.com