Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Similar documents
Measurements and Simulation Results in Support of IEEE 802.3bj Objective

PAM-2 on a 1 Meter Backplane Channel

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

CAUI-4 Chip to Chip Simulations

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

CAUI-4 Chip to Chip and Chip to Module Applications

Summary of NRZ CDAUI proposals

XLAUI/CAUI Electrical Specifications

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

Duobinary Transmission over ATCA Backplanes

System Evolution with 100G Serial IO

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

ELECTRICAL PERFORMANCE REPORT

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

CAUI-4 Application Requirements

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Validation of VSR Module to Host link

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Application Space of CAUI-4/ OIF-VSR and cppi-4

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

MR Interface Analysis including Chord Signaling Options

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

100G EDR and QSFP+ Cable Test Solutions

Equalizing XAUI Backplanes with the MAX3980

Transmitter Specifications and COM for 50GBASE-CR Mike Dudek Cavium Tao Hu Cavium cd Ad-hoc 1/10/18.

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

IMPACT ORTHOGONAL ROUTING GUIDE

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

CU4HDD Backplane Channel Analysis

Performance comparison study for Rx vs Tx based equalization for C2M links

Architectural Consideration for 100 Gb/s/lane Systems

10Gbps SFP+ Optical Transceiver, 10km Reach

Analysis of Link Budget for 3m Cable Objective

100GEL C2M Channel Reach Update

USB 3.1 ENGINEERING CHANGE NOTICE

AMI Simulation with Error Correction to Enhance BER

New Technologies for 6 Gbps Serial Link Design & Simulation, a Case Study

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

BER margin of COM 3dB

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

Analysis of Link Budget for 3m Cable Objective

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

10Gbps 10km Range SFP+ Optical Transceiver

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

32 G/64 Gbaud Multi Channel PAM4 BERT

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

EMPOWERFIBER 10Gbps 2km SFP+ Optical Transceiver EPP C

10Gb/s SFP+ ER 1550nm Cooled EML with TEC, PIN Receiver 40km transmission distance

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Prepare for Next Generation USB Technology Testing

Application Note for PI3EQX4951 SATA ReDriver TM Family By Qun Song, Lingsan Quan. Table of Contents # Introduction

Keysight N4965A Multi-Channel BERT 12.5 Gb/s. Data Sheet

Agilent N4965A Multi-Channel BERT 12.5 Gb/s Data Sheet

Architectural Considera1on for 100 Gb/s/lane Systems

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

10Gbps 10km Range 1310nm SFP+ Optical Transceiver

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

High Speed Link Simulator Stateye and Matlab. EE Dr Samuel Palermo

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Transmission Distance and Jitter Guide

The Challenges of Measuring PAM4 Signals

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Problems of high DFE coefficients

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

Next Generation 인터페이스테크놀로지트렌드

Quad Copper-Cable Signal Conditioner

PAM4 Signaling for 56G Serial Link Applications A Tutorial Image

Further Investigation of Bit Multiplexing in 400GbE PMA

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

50GbE and NG 100GbE Logic Baseline Proposal

DataCom: Practical PAM4 Test Methods for Electrical CDAUI8/VSR-PAM4, Optical 400G-BASE LR8/FR8/DR4

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

802.3bj FEC Overview and Status IEEE P802.3bm

Transcription:

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective Jitendra Mohan, Texas Instruments Pravin Patel, IBM Jan 2012, IEEE 802.3bj Meeting, Newport Beach 1

Agenda Approach to enable NRZ over legacy channels Per Mohan_0917_v2, Chicago meeting Example legacy channel Simulation Results Summary 2

Supporters Tom Palkert, Xilinx Myles Kimmitt, Emulex Peerouz Amleshi, Molex Mark Bugg, Molex Iain Robertson, TI Karl Muth, TI 3

Similar to CEI-VSR host channel ASIC ASIC ASIC ASIC ASIC ASIC Long reach proposal Mohan_0911_v2.pdf, Sep 2011 IEEE meeting, Chicago Break the longest links into two or three segments Consider the following example for a 40dB loss channel that may prove difficult for NRZ End to end loss: 40dB Two segments: 30dB and 10dB Three segments: 10dB, 20dB and 10dB theoretically >>40dB! ~10dB ~10dB ~10dB ~10dB ~10dB ~10dB NRZ Serial PHY NRZ Serial PHY ~20dB (or legacy) ~20dB (or legacy) ~20dB (or legacy) Benefits Extend the reach of NRZ beyond 40dB Retain the benefits of NRZ backward compatibility, forward integration etc. No $$ penalty for majority of 25G links that are much better than KR 4

Simulated Channel Construction Contribution: Pravin Patel, IBM 13 14 DVR Option or Switch Conn. Midplane Conn. Switch RCVR 15 16 Option/Switch Backplane Switch Length 3 20 24 3 Board Thickness (mils) 96 220 120 Trace Widths (mils) 7.5mil 7.5mil 7.5mil # of Layers 12 26 14 All Printed Circuit Boards: Signal Layer: Stripline: Material: Df: Df: Via stub: Differential Impedance: Connector: 1/2 oz copper Yes 802.3ap Improved FR4 3.6@ 1Ghz 0.0092 @ 1Ghz ~ 15mil 100 Ohm Impact Plus 5 Tools: Ansoft Q3D for Tline models Ansoft HFSS for Via model Ansoft Designer to combine models Djordjevic-Sarkar Model for Frequency dependent loss

Legacy Channels Contribution: Pravin Patel, IBM Topology 2 Topology 2 Topology 1 3 Line card 4 Line card 6 4 + 6 =10 Topology 1 3 Switch card 20 Blade Server Extreme 20 Trace Backplane 20 Trace Backplane Modular Extreme 24 Trace Backplane 24 Trace Backplane 20 20 20 20 6

Legacy Channels Too much loss at Nyquist 43 to 64, 2 connectors Loss: -45dB to -55dB Six aggressors 7

Legacy Channels with NRZ Serial PHY Contribution: Pravin Patel, IBM Topology 1 3 Line card Blade Server Extreme 20 Trace Backplane 3 17 Topology 2 4 20 Trace Line card 3 3 3 Backplane 4 + 3 + 3 =10 NRZ Serial PHY 17 3 + 17 =20 Topology 1 Modular Extreme 3 Switch card 24 Trace Backplane 3 17 Topology 2 17 24 Trace 3 Backplane 3 17 8

Legacy Channels with NRZ Serial PHY Manageable loss Longest channel: 64 30 Loss: -55dB -30dB 9

System Simulations Mohan_0911_v2.pdf, IEEE Chicago meeting Matlab based SI simulation tool Correlated with lab measurements Time domain analysis for deterministic effects Overlay statistical analysis for random effects S-parameter channel model including crosstalk 25% higher aggressor, asynchronous frequency, PRBS-23 Package model Transmit model: 0.8Vpp; 3-tap FIR; 2.8ps DJ, 0.28UI TJ @ 1e-15 10

Backplane Segment of Blade Server Channel Contribution: Pravin Patel, IBM NRZ Serial PHY 4 20 Trace Line card 3 3 3 Backplane 4 + 3 + 3 =10 17 3 + 17 =20 IBM Blade Server Channel 11

Backplane Segment of Blade Server Channel 25.8Gbps, PRBS-31-26dB + TI package TP1: After package Jitter = 0.25UI V eye-height = 660mV V peak-peak 1000mV TX FIR = [-1dB,0dB,-3dB] TP2: After BP Channel Jitter = 1UI V eye-height = 0V TP3: After CTLE Jitter = 0.5UI V eye-height = 74mV Notes: IEEE 25Gbps TX Jitter: 2.8s DJ, 0.28UI TJ at BER < 10-15 TX V OD = 0.8V, Aggressor V OD = 1V 6 Asynchronous Crosstalk Aggressors Simulation BER Setting: 10-15 TP4: After DFE Jitter = 0.46UI V eye-height = 105mV 12

Backplane Segment of Modular Channel Contribution: Pravin Patel, IBM NRZ Serial PHY 17 24 Trace 3 Backplane 3 17-30.33 @ 12.82GHz IBM Modular Channel 13

Backplane Segment of Modular Channel 25.8Gbps, PRBS-31-30dB + TI package TP1: After package Jitter = 0.3UI V eye-height = 415mV V peak-peak 1000mV TX FIR = [-1dB,0dB,-6dB] TP2: After BP Channel Jitter = 1UI V eye-height = 0V TP3: After CTLE Jitter = 0.52UI V eye-height = 67mV Notes: IEEE 25Gbps TX Jitter: 2.8s DJ, 0.28UI TJ at BER < 10-15 TX V OD = 0.8V, Aggressor V OD = 1V 6 Asynchronous Crosstalk Aggressors Simulation BER Setting: 10-15 TP4: After DFE Jitter = 0.53UI V eye-height = 96mV 14

Summary Use of Serial NRZ PHYs for legacy channels Simulations over 45-55dB loss legacy channels Robust operation over example legacy channels Using inline retiming Sufficient margin even without FEC Worse connectors Higher crosstalk 15

Thank You!