Fall 2008 Project. Final Check-off

Similar documents
Checkpoint 4. Waveform Generator

The Waveform Generator. Today. PAR Timing Reports (1) EECS150 Fall Lab Lecture #10. Chris Fletcher

Checkpoint 1 AC97 Audio

CSE 352 Laboratory Assignment 3

CONVOLUTIONAL CODING

Laboratory 4. Figure 1: Serdes Transceiver

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

Checkpoint 2 Video Encoder

The Project & Digital Video. Today. The Project (1) EECS150 Fall Lab Lecture #7. Arjun Singh

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

CS 151 Final. Instructions: Student ID. (Last Name) (First Name) Signature

BER MEASUREMENT IN THE NOISY CHANNEL

EE 209 Lab 7 A Walk-Off

Professor Fearing EECS150/Problem Set 7 Solution Fall 2013

EE 101 Lab 7 Crosswalk

SPI Serial Communication and Nokia 5110 LCD Screen

Experiment 8 Fall 2012

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

Experiment # 4 Counters and Logic Analyzer

MP212 Principles of Audio Technology II

ECE 270 Lab Verification / Evaluation Form. Experiment 9

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Overview When it comes to designing a video wall system that looks great and synchronizes perfectly, the AV Binloop HD and AV Binloop Uncompressed

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

Installation & Operational Manual

Checkpoint 2 Video Encoder and Basic User Interface

Checkpoint 2 Video Interface

Good Evening! Welcome!

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

Microcontrollers and Interfacing week 7 exercises

Graduate Institute of Electronics Engineering, NTU Digital Video Recorder

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

Laboratory Exercise 4

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Introduction. ECE 153B Sensor & Peripheral Interface Design Winter 2016

CHECKPOINT 2.5 FOUR PORT ARBITER AND USER INTERFACE

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

Stretch Mode. Setting Steps. Stretch Main onto Monitor

COMPUTER ENGINEERING PROGRAM

Lecture #4: Clocking in Synchronous Circuits

Using SignalTap II in the Quartus II Software

BLOCK CODING & DECODING

Sequential Logic Design CS 64: Computer Organization and Design Logic Lecture #14

NAND/NOR Implementation of Logic Functions

BUSES IN COMPUTER ARCHITECTURE

IEEE802.11a Based Wireless AV Module(WAVM) with Digital AV Interface. Outline

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

Quick Start for TrueRTA (v3.5) on Windows XP (and earlier)

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Experiment 7 Fall 2012

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Software Quick Manual

Main Design Project. The Counter. Introduction. Macros. Procedure

C8000. switch over & ducking

TAXI -compatible HOTLink Transceiver

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

TAXI -compatible HOTLink Transceiver

BABAR IFR TDC Board (ITB): requirements and system description

Figure 1: Feature Vector Sequence Generator block diagram.

EECS150 - Digital Design Lecture 12 Project Description, Part 2

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

EECS150 - Digital Design Lecture 15 Finite State Machines. Announcements

DEDICATED TO EMBEDDED SOLUTIONS

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

SMPTE-259M/DVB-ASI Scrambler/Controller

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

7 SEGMENT LED DISPLAY KIT

Processor time 9 Used memory 9. Lost video frames 11 Storage buffer 11 Received rate 11

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Cablecast SX. Setup Guide. c Tightrope Media Systems For Cablecast version Build 206

CPE 329: Programmable Logic and Microprocessor-Based System Design

8 X 8 KEYBOARD INTERFACE (WITHOUT INTERRUPT SIGNAL)

COSC3213W04 Exercise Set 2 - Solutions

EdgeConnect Module Quick Start Guide ITERIS INNOVATION FOR BETTER MOBILITY

Display and NetViz technology inside Air Traffic Management architecture

Step 1 - shaft decoder to generate clockwise/anticlockwise signals

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006

Integration Note. Any feature not specifically noted as supported should be assumed to be unsupported.

Digital Design and Computer Architecture

Single Channel LVDS Tx

Logic Analysis Fundamentals

ECE337 Lab 4 Introduction to State Machines in VHDL

3M Littmann TeleSteth System. Tele-Auscultation. Hear It. As If You Were There.

Digital Circuits I and II Nov. 17, 1999

Lab #11: Register Files

ECSE-323 Digital System Design. Datapath/Controller Lecture #1

Lab #11: Register Files

Lab 6: Video Game PONG

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Video Output and Graphics Acceleration

Digital Design Datapath Components: Parallel Load Register

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Exercise 4. Data Scrambling and Descrambling EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. The purpose of data scrambling and descrambling

cs281: Introduction to Computer Systems Lab07 - Sequential Circuits II: Ant Brain

Product Update. JTAG Issues and the Use of RT54SX Devices

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

Transcription:

UNIVERSITY OF CLIFORNI T BERKELEY COLLEGE OF ENGINEERING DEPRTMENT OF ELECTRICL ENGINEERING ND COMPUTER SCIENCE SSIGNED: DUE: Monday, November 17 th Wednesday, November 26 th, 11:59pm sharp Fall 2008 Project 1.0 Motivation Final check-off consolidates your entire project into a complete digital storage oscilloscope. From the Video Encoder, SDRM, SDRM rbiter, Waveform Generator, and C97 udio Controller, this checkpoint is where the rubber hits the road and your complete project comes to life. From a digital design perspective, this checkpoint s primary goal is to prove the value of interface driven design to you. Throughout the project, you have been augmenting your modules with the Ready/Valid interface. By this time, a bird s eye view of your project is a bunch of different pieces, along with an SDRM rbiter, that feature this interface. Typically in CS150, the processing of integrating the final project into a complete design, from its different components, is highly non-trivial. This semester, the work you put into maintaining the Ready/Valid interface will ensure that connecting the pieces is just that: connecting the pieces. Functionality-wise, you will be required to demonstrate the following for final check-off: 1. Record audio data from: a. waveform generator (WaveformSource.v from checkpoint 4). b. microphone (through the audio codec). 2. Play that data back out to both: a. The TV as a waveform. b. The TV, as an actual sound, through the speakers (through the audio codec). This list of requirements can be reworded into the following requirements: 1. Waveform Generator (checkpoint 4) TV as a waveform (checkpoint 4) 2. Waveform Generator (checkpoint 4) udio through speakers (checkpoint 5) 3. Microphone (checkpoint 5) TV as a waveform (checkpoint 4) 4. Microphone (checkpoint 5) udio through speakers (checkpoint 5) The rest of this document will discuss these requirements in more detail. UCB Page 1

3.0 Prelab 1. Finish checkpoints 1-5 of your project. 2.0 Datapath / Requirement Recall from the Project Specification the below block diagram. Data Stream Control Signals block block Legend Built for you You have to implement I/O Timecode Display (LCD or 7-Seg) *Note: Connections are intended to describe the architecture only Your design will have far more signals! Video Stream cloud You have to design & implement Your Control logic (Checkpoints 4, 5) Network udio Ethernet udio ddress Counter Waveform Generator MUX Write RM rbiter (Checkpoint 3) Read Waveform Generator (Checkpoint 4) Video Encoder (Checkpoint 1) S-Video Microphone udio Codec (In) (Checkpoint 5) SDRM Controller (Checkpoints 2,3) This is one chip! Speaker udio Codec (Out) Figure 1 Top-level Project Block Diagram Note that the Waveform Generator has been added to this diagram. lso note that there is an Ethernet udio block that makes up a third possible input into the rbiter. This requirement is now extra credit (you will NOT have to make it work for final check-off). We will keep it in the diagrams for when we discuss it as an extra credit option. 2.1 Record udio from a Variety of Sources Final check-off requires that you are able to record audio from a waveform generator (WaveformSource.v from checkpoint 4) and from the audio codec (checkpoint 5). To master this requirement, the following pieces (highlighted in red) must be functioning correctly. UCB Page 2

1. The audio controller (you checkpoint 5 solution in the Serial Parallel direction). 2. The SDRM rbiter (checkpoint 3). 3. The SDRM Controller (checkpoint 2). 4. n address counting and muxing scheme capable of dealing with the 2 clients (waveform generator, audio codec). Timecode Display (LCD or 7-Seg) Your Control logic (Checkpoints 4, 5) Waveform Generator ddress Counter MUX Write RM rbiter (Checkpoint 3) Read Waveform Generator (Checkpoint 4) Video Encoder (Checkpoint 1) S-Video Microphone udio Codec (In) (Checkpoint 5) SDRM Controller (Checkpoints 2,3) This is one chip! Speaker udio Codec (Out) Figure 2 udio Recording Requirements The only requirement for final check-off is that recording between multiple clients works. The actual implementation decisions are up to you. For example, you might decide to actually mux multiple clients through a single Write FIFO into your rbiter. lternatively, you might decide to extend your rbiter to support more Write FIFOs and disregard the mux entirely. The choice is up to you. The requirement only stipulates that you are able to record audio from various sources. Note that the Ts will not check-off this section of the project stand-alone. We cannot verify that you are recording data correctly without seeing it displayed or hearing it played somehow. s such, this requirement exists only so that you know what sources you will be required to support, and that you actually have to record audio and not just pass it through. Credit for satisfying the above requirements comes in the next section, where you will actually display (through sound or image) what you have recorded. UCB Page 3

2.2 Display / Play udio With audio from some source written to SDRM, your check-off becomes massaging that audio into different forms so that it can be seen and/or heard. For each source, you will be required to display recorded audio on the TV as a waveform and played through the TV s speakers as pure sound. See the check-off sheet (on the back of this specification) for details. Note that this requirement includes playing WaveformSource.v as a sound. WaveformSource.v will be augmented with a pure tone sound of an audible frequency so that it doesn t sound like garbage. ssuming your means of recording data is in place, the blocks involved with display are shown in the diagram below. Timecode Display (LCD or 7-Seg) Your Control logic (Checkpoints 4, 5) Network udio Ethernet udio ddress Counter Waveform Generator MUX Write RM rbiter (Checkpoint 3) Read Waveform Generator (Checkpoint 4) Video Encoder (Checkpoint 1) S-Video Microphone udio Codec (In) (Checkpoint 5) SDRM Controller (Checkpoints 2,3) This is one chip! Speaker udio Codec (Out) Figure 3 udio Display Requirements The T who checks you off will ask you to do the following: 1. Record sound from the microphone on command. 2. Play that sound back through the speakers on command. Note that your solution should be able to perform both of these actions on command or at the click of a button. Your solution can t merely play back sound at some predetermined time after it is recorded. fter your T has verified that your recorded audio can be played back through the speakers, you must demonstrate that your solution can UCB Page 4

3. Display the sound that was played out through the speakers as a waveform on the TV screen. a. Scroll through the sound (fast-forward and rewind from checkpoint 4). b. Display the sound playing in real-time (real-time mode from checkpoint 4). gain, this should be on command or configurable through buttons, dipswitches and the like (the decision is up to you you must just be able to make the transitions). Note that your solution should be able to switch back and forth between playing sound and displaying waveforms. lso note that playing sound through the speakers and displaying it on the screen as a waveform can be decoupled for final check-off. You will only be required to show that one (not both) works at any given instant in time. Playing back audio and displaying it as a waveform at the same time will be added as extra credit (see the Extra Credit section of this specification). Once your T verifies the above for recorded audio through a microphone, you will be required to demonstrate the exact same functionality for audio recorded from WaveformSource.v. 3.0 Extra Credit s you know, extra credit is due along with your final project as a part of final check-off. The judging for the project competition will not take place during final check-off. Final check-off will be used by the staff to take note of what extra credit you have finished so that we can assign credit (that contributes to your course grade). Note the following: 1. You can still get extra credit if you do not manage to complete all of the requirements of final check-off. Do not put off final check-off to complete extra credit, however. Final check-off is worth 20% of your project grade. 2. Your extra credit must be integrated into the same.bit file as the rest of your final check-off submission. It is implied, therefore, that your extra credit cannot break the project s base offering. Below are two additional extra credit options that will be added to the Extra Credit specification. 3.1 Lab6 udio Playback (1.5%) Requirements o dd the ability to record audio from your lab 6 solution. o Your implementation must be able to perform all of checks listed above (in verifying the display from other sources). Note on Streaming udio o The Ts will try as best as possible to keep the audio stream live throughout the next week. o s with lab 6, audio will go down occasionally when no Ts are around to restore it. UCB Page 5

o If you plan on implementing this option, have something else to work on when the audio stream is down. 3.2 Couple Waveform-Playback Functionality (1.5%) Requirements o Change playback so that in addition to playing back sound or displaying a waveform at different times, you can also playback-display at the same time. o The waveform that shows on the TV should resemble the sound that you hear from the speakers (and the two should not fall out of sync as time progresses). UCB Page 6

4.0 FINL CHECK-OFF SSIGNED: Monday, November 17 th DUE: Wednesday, November 26 th, 11:59pm sharp Man Hours Total Points T Initial Date Time Spent / 100 / / 08 NME SID SECTION Note: Final check-off is worth more than any other checkpoint. dditionally, there is a special check-off procedure in place. Please read the Project Specification for more details. I Waveform Generator: Displays correctly on TV 25% II Waveform Generator: Played back over the Speakers 25% III Checkpoint 5 udio: Shown as a Waveform on the TV 25% IV Checkpoint 5 udio: Played back over the Speakers 25% Rev 11/14/08 Chris Fletcher Wrote new document. UCB Page 7