Professor Henry Selvaraj, PhD. November 30, CPE 302 Digital System Design. Super Project

Similar documents
Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

TSIU03: Lab 3 - VGA. Petter Källström, Mario Garrido. September 10, 2018

Figure 1 Block diagram of a 4-bit binary counter

Design and Implementation of an AHB VGA Peripheral

Lab #10 Hexadecimal-to-Seven-Segment Decoder, 4-bit Adder-Subtractor and Shift Register. Fall 2017

16 Universe LED Matrix Panels Instructions

StickIt! VGA Manual. How to install and use your new StickIt! VGA module

Testing Results for a Video Poker System on a Chip

STATIC RANDOM-ACCESS MEMORY

Lancelot. VGA video controller for the Altera Nios II processor. V4.0. December 16th, 2005

Trial version. Analogue to Digital Conversion in Distance Measurement

FPGA Laboratory Assignment 4. Due Date: 06/11/2012

HDL & High Level Synthesize (EEET 2035) Laboratory II Sequential Circuits with VHDL: DFF, Counter, TFF and Timer

... User Guide - Revision /23/04. H Happ Controls. Copyright 2003, UltraCade Technologies UVC User Guide 1/23/2004

1 Terasic Inc. D8M-GPIO User Manual

Spartan-II Development System

Tic-Tac-Toe Using VGA Output Alexander Ivanovic, Shane Mahaffy, Johnathan Hannosh, Luca Wagner

CHAPTER 6 DESIGN OF HIGH SPEED COUNTER USING PIPELINING

DiD. LCD Video Monitor & Video Wall Universal User Manual. Digital Information Display

UNIVERSITY OF TORONTO JOÃO MARCUS RAMOS BACALHAU GUSTAVO MAIA FERREIRA HEYANG WANG ECE532 FINAL DESIGN REPORT HOLE IN THE WALL

Lab 3: VGA Bouncing Ball I

Note 5. Digital Electronic Devices

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller

Introduction to Digital Electronics


Lab # 9 VGA Controller

Laboratory Exercise 7

GENERAL RULES FOR EE314 PROJECTS

VGA Configuration Algorithm using VHDL

Experiment # 4 Counters and Logic Analyzer

Marks and Grades Project

EDA385 Bomberman. Fredrik Ahlberg Adam Johansson Magnus Hultin

Lab #12: 4-Bit Arithmetic Logic Unit (ALU)

University of Pennsylvania Department of Electrical and Systems Engineering. Digital Design Laboratory. Lab8 Calculator

CGA to EGA to VGA Converter (Multi) ID#425

ET-REMOTE DISTANCE. Manual of ET-REMOTE DISTANCE

EXOSTIV TM. Frédéric Leens, CEO

Design and Implementation of SOC VGA Controller Using Spartan-3E FPGA

CSCB58 - Lab 4. Prelab /3 Part I (in-lab) /1 Part II (in-lab) /1 Part III (in-lab) /2 TOTAL /8

EE292: Fundamentals of ECE

Lab 6: Video Game PONG

Project Final Report. Z8 Arcade! 4/25/2006 James Bromwell,

EXPERIMENT #6 DIGITAL BASICS

Programmable Logic Design I

SignalTap: An In-System Logic Analyzer

High-Definition, Standard-Definition Compatible Color Bar Signal

Group 1. C.J. Silver Geoff Jean Will Petty Cody Baxley

Flip-flop and Registers

Ryerson University Department of Electrical and Computer Engineering COE/BME 328 Digital Systems

Administrative issues. Sequential logic

TSIU03, SYSTEM DESIGN. How to Describe a HW Circuit

Risk Risk Title Severity (1-10) Probability (0-100%) I FPGA Area II Timing III Input Distortion IV Synchronization 9 60

Unit 11. Latches and Flip-Flops

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 220. Experiment 4 - Latches and Flip-Flops

ECE532 Digital System Design Title: Stereoscopic Depth Detection Using Two Cameras. Final Design Report

SignalTap Plus System Analyzer

SparkFun Camera Manual. P/N: Sense-CCAM

Lab 4: Hex Calculator

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015

18-551, Spring Group #4 Final Report. Get in the Game. Nick Lahr (nlahr) Bryan Murawski (bmurawsk) Chris Schnieder (cschneid)

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Spartan-II Development System

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Combinational / Sequential Logic

Design of VGA Controller using VHDL for LCD Display using FPGA

Chapter 5 Flip-Flops and Related Devices

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

CHAPTER1: Digital Logic Circuits

Chapter 4: One-Shots, Counters, and Clocks

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

By Tom Kopin CTS, ISF-C KRAMER WHITE PAPER

12.1 Inch CGA EGA VGA SVGA LCD Panel - ID #492

Radar Signal Processing Final Report Spring Semester 2017

Digilent Nexys-3 Cellular RAM Controller Reference Design Overview

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Super-Doubler Device for Improved Classic Videogame Console Output

Traffic Light Controller

Image generator. Hardware Specification

Lab #11: Register Files

VHDL test bench for digital image processing systems using a new image format

Using SignalTap II in the Quartus II Software

Lattice Embedded Vision Development Kit User Guide

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Contents Circuits... 1

Vending Machine. Keywords FSM, Vending Machine, FPGA, VHDL

AD9884A Evaluation Kit Documentation

Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU

TV Character Generator

Block Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line

Review : 2 Release Date : 2019 Last Amendment : 2013 Course Code : SKEE 2742 Procedure Number : PK-UTM-FKE-(0)-10

FPGA-BASED EDUCATIONAL LAB PLATFORM

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

PT-TW340 S P E C F I L E. LCD Projectors. As of May Specifications and appearance are subject to change without notice. 1/8.

HDMI-UVC/HDMI-Parallel converter [SVO-03 U&P]

Chapter 9 MSI Logic Circuits

Transcription:

CPE 302 Digital System Design Super Project Problem (Design on the DE2 board using an ultrasonic sensor as varying input to display a dynamic changing video) All designs are verified using Quartus or Active-HDL, and implemented using DE2 board Department of EE and CPE

v Design Problem Statement: Design on the DE2 board using an ultrasonic sensor as varying input to display a dynamic changing video. Ø Introduction: The purpose of this project is to display a square shape via VGA and using ultrasonic sensors to control the X and Y axis. Ø Ultrasonic Sensor: The ultrasonic sensor works by sending a trigger signal out to the surrounding area. Once the signal leaves the sensor the counts begin until the echo is received. After a set period of time if the echo does not receive the signal to send out another trigger signal or pulse. FPGA Determining Distance: Take for example an object 10 away from the sensor. Now using. for the speed of sound. The sound needs to travel for 294 which is received by the echo pin. Since the value is doubled because the signal needs to travel back and forth the following equation calculates this. =. Department of Electrical and Computer Engineering 1 of 5

Implementing on DE2 VHDL Code: The VHDL code was implemented assuming a 50 clock and displaying each digit of the separately one for the tens place and another for the ones place. Displaying in hexadecimal. Department of Electrical and Computer Engineering 2 of 5

Ø VGA: The VGA connector consists of R, G, B, HS and VS pins. To keep the coding simple implementation of standard RGB will be used. The HS makes a new line and start drawing pixels as desired, and VS indicates when the bottom of the monitor has been reached and then starts back up top. Implementation of VGA: The VHDL code was implemented assuming a 25 clock and the following code below gives the dimensions of the box and the corresponding position on the screen. The color of the box is pink to make it easily visible. Department of Electrical and Computer Engineering 3 of 5

Ø Ultrasonic Sensor and VGA: Using the DE2 board exposed pins to connect two ultrasonic sensors to act as varying inputs for the x and y axis. In addition, the expansion headers has VDD and GND connections for the ultrasonic sensors. Implementation of Ultrasonic Sensor and VGA: The VHDL code was implemented assuming a 25 clock for the VGA and a 50 clock for the ultrasonic sensor. The x-axis was divided up into 17 sections and the y-axis was divided up into 14 sections. If the ultrasonic sensor went below 3 the box would default in the starting position, and if the ultrasonic sensor went above 33 the box would default in the maximum position. Department of Electrical and Computer Engineering 4 of 5

Ø Conclusion: When implementing the VGA and ultrasonic sensor separately on the DE2 board. There was little to no trouble when debugging VHDL code, but when merging both projects there were incompatibilities among libraries and binary operations with integers. Solving these problems required a bit of research and learning how to use the CONV_INTEGER( ) function in VHDL. This function converted nearly any non-integer value into integers so that mathematical operations can be performed on them. Using this function the merger of the ultrasonic sensor outputting hexadecimal and VGA outputting binary were converted into integers. This allowed the ultrasonic sensors to act as varying input while the VGA display the corresponding box in the respective regions. Overall this project was successful but there needs to be improvement with smoothing the transitions of inputs of the ultrasonic sensor. Department of Electrical and Computer Engineering 5 of 5