IBIS-AMI and Jitter. Mike LaBonte SiSoft. SPI 2018 IBIS Summit May 25, 2018 Brest, France

Similar documents
IBIS-AMI Post-Simulation Analysis

Jitter and Eye Fundamental & Application. Jacky Huang AE, Tektronix Taiwan

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

USB 3.1 ENGINEERING CHANGE NOTICE

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

100GEL C2M Channel Reach Update

Fast Ethernet Consortium Clause 25 PMD-EEE Conformance Test Suite v1.1 Report

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

InfiniBand Trade Association

12G-SDI Physical Layer Analysis using the Ultra 4K Tool Box

InfiniBand Trade Association

The Challenges of Measuring PAM4 Signals

SV1C Personalized SerDes Tester

The Effect of Inserted ISI on Transition Density Plots and DCD & ISI Histograms of MJS Patterns

Time Domain Simulations

Keysight Technologies Simulating High-Speed Serial Channels with IBIS-AMI Models

FEC Applications for 25Gb/s Serial Link Systems

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Duobinary Transmission over ATCA Backplanes

100G EDR and QSFP+ Cable Test Solutions

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

A Way to Evaluate post-fec BER based on IBIS-AMI Model

AMI Simulation with Error Correction to Enhance BER

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

New Serial Link Simulation Process, 6 Gbps SAS Case Study

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Using AMI Retimer Models in ADS ChannelSim

SV1C Personalized SerDes Tester. Data Sheet

立肯科技 LeColn Technology

Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

FIBRE CHANNEL CONSORTIUM

TP1a mask, noise and jitter for SRn

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

This presentation was provided by Brian Eplett to the Cadence CDN Live User Conference on September 2, 2015 in Boston, USA. See:

The Measurement Tools and What They Do

System-Level Timing Closure Using IBIS Models

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

40 Gb/s PatternPro Programmable Pattern Generator PPG4001 Datasheet

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

System Identification

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

Precision Waveform Analysis for High-Speed Digital Communications Using the 86100C and 86108A. Application Note

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

PAM8 Baseline Proposal

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

BER margin of COM 3dB

32 G/64 Gbaud Multi Channel PAM4 BERT

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

40 Gb/s PatternPro Programmable Pattern Generator PPG4001 Datasheet

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

A low jitter clock and data recovery with a single edge sensing Bang-Bang PD

80SJARB and 80SJNB Jitter, Noise, and BER Analysis Software for DSA8300 Sampling Oscilloscopes Datasheet

40GBd QSFP+ SR4 Transceiver

80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

80SJARB and 80SJNB Jitter, Noise, and BER Analysis Software for DSA8300 Sampling Oscilloscopes Datasheet

Agilent 86100C Infiniium DCA-J

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

SDLA Visualizer Serial Data Link Analysis Visualizer Software Printable Application Help

10GBASE-R Test Patterns

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Serial ATA International Organization

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Homework #8 due next Tuesday. Project Phase 3 plan due this Sat.

100G QSFP28 SR4 Transceiver

Generation of Novel Waveforms Using PSPL Pulse Generators

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

80SJNB Jitter, Noise, BER, and Serial Data Link Analysis (SDLA) Software Printable Application Help

Dual Link DVI Receiver Implementation

Oscilloscope Display Quality Impacts Ability to View Subtle Signal Details

Problems of high DFE coefficients

C-PHY Essentials Transmitter Test Solution TekExpress C-PHY Essentials Tx

Prepare for Next Generation USB Technology Testing

Next Generation 인터페이스테크놀로지트렌드

EE141-Fall 2010 Digital Integrated Circuits. Announcements. Synchronous Timing. Latch Parameters. Class Material. Homework #8 due next Tuesday

ISSCC 2006 / SESSION 18 / CLOCK AND DATA RECOVERY / 18.6

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

DesignCon New Serial Link Simulation Process, 6 Gbps SAS Case Study. Donald Telian, SI Consultant

Physical Layer Testing of 3G-SDI and HD-SDI Serial Digital Signals APPLICATION NOTE

Serial Data Link Analysis Visualizer (SDLA Visualizer) Option SDLA64, DPOFL-SDLA64

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

WAVEEXPERT 100H. Wide Bandwidth Oscilloscopes for the Next Generation Serial Data Standards

13th MOST Interconnectivity Conference 2012 MOST150 on the Road with Avago FOTs

PBR-310C E-BERT. 10Gb/s BERT System with Eye Diagram Tracer

Loop Bandwidth Optimization and Jitter Measurement Techniques for Serial HDTV Systems

ML4004 Single Lane and and Gb/s ML-TDA

Transcription:

IBIS-AMI and Jitter Mike LaBonte SiSoft SPI 2018 IBIS Summit May 25, 2018 Brest, France

Agenda Overview of Jitter and Noise Concepts IBIS-AMI Jitter and Noise Reserved_Parameters IBIS-AMI Jitter and Noise Flows Examples of IBIS-AMI Jitter and Noise Effects Recommendations SiSoft, 2018 2

Time Domain Jitter Leading Lagging Red = no jitter SiSoft, 2018 3

Jitter Probability Characteristics Random (Rj) Unbounded Gaussian Deterministic (Dj) Bounded Uniform Sinusoidal (Sj) Bounded Example: Power Supply Duty Cycle Distortion (DCD) Bounded Unequal Pu/Pd SiSoft, 2018 4

Voltage Domain Noise SiSoft, 2018 5

Clock Recovery Jitter (Exaggerated) clock jitter SiSoft, 2018 6

Clock Jitter Viewed Different Ways Clock time probabilities plotted against an ideal 1 UI clock Waveform plotted against actual jittered clock times SiSoft, 2018 7

There is No Time Domain Clock in Statistical Analysis Tools apply jitter and noise statistically SiSoft, 2018 8

AMI_GetWave Outputs Clock Time Values long AMI_GetWave( double *wave_in, long wave_size, double *clock_times, char **AMI_parameters_out, void *AMI_memory ); Clock_times might not be perfectly regular UI# clock_times period 997,510 62,344,398.5 ps 62.5 ps 997,511 62,344,461.0 ps 62.5 ps 997,512 62,344,523.5 ps 62.5 ps 997,513 62,344,586.0 ps 62.5 ps 997,514 62,344,648.5 ps 62.5 ps 997,515 62,344,711.0 ps 62.5 ps 997,516 62,344,773.5 ps 62.5 ps 997,517 62,344,836.5 ps 63.0 ps 997,518 62,344,899.0 ps 62.5 ps 997,519 62,344,961.5 ps 62.5 ps 997,520 62,345,024.0 ps 62.5 ps SiSoft, 2018 9

IBIS-AMI Jitter and Noise Reserved_Parameters Rx Jitter and Noise Rx_Clock_PDF 5.0 Rx_Clock_Recovery_DCD 6.0 Rx_Clock_Recovery_Dj 6.0 Rx_Clock_Recovery_Mean 6.0 Rx_Clock_Recovery_Rj 6.0 Rx_Clock_Recovery_Sj 6.0 Rx_DCD 6.0 Rx_Dj 6.0 Rx_Noise, Rx_Gaussian_Noise 6.0, 7.0 Rx_Uniform_Noise 7.0 Rx_Receiver_Sensitivity 5.0 Rx_Rj 6.0 Rx_Sj 6.0 Tx Jitter Tx_Jitter (Dj, Rj) 5.0 Tx_DCD 5.0 Tx_Dj 6.0 Tx_Rj 6.0 Tx_Sj 6.0 Tx_Sj_Frequency 6.0 SiSoft, 2018 10

IBIS-AMI Time Domain Jitter and Noise Modeling When Rx AMI_GetWave Returns clock_times When clock_times are produced, Rx_Clock_PDF, Rx_Clock_Recovery_DCD, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Mean, Rx_Clock_Recovery_Rj and Rx_Clock_Recovery_Sj are already included AMI Model Recovered clock_times Rx_Dj Rx_Rj Rx_Sj Rx_Clock_PDF (5.0) EDA tool EDA Tool Modified clock_times Stimulus channel Tx_Rj Tx_Dj Tx_Sj,Tx_Sj_Frequency Tx_DCD Tx_Jitter (5.0) TX RX EDA tool Rx_Receiver_Sensitivity Rx_Uniform_Noise Rx_Gaussian_Noise Rx_Noise (6.0) Recovered Data SiSoft, 2018 11

IBIS-AMI Time Domain Jitter and Noise Modeling When Rx AMI_GetWave Does Not Return clock_times When no clock_times are produced, the EDA tool performs clock recovery Stimulus channel Tx_Rj Tx_Dj Tx_Sj,Tx_Sj_Frequency Tx_DCD Tx_Jitter (5.0) TX Rx_Clock_Recovery_DCD Rx_Clock_Recovery_Dj Rx_Clock_Recovery_Mean Rx_Clock_Recovery_Rj Rx_Clock_Recovery_Sj Rx_Clock_PDF (5.0) RX EDA tool CDR Recovered clock_times Recovered Data Rx_Receiver_Sensitivity Rx_Uniform_Noise Rx_Gaussian_Noise Rx_Noise (6.0) SiSoft, 2018 12

IBIS-AMI Statistical Jitter and Noise Modeling Impulse channel TX RX EDA Tool SiSoft, 2018 13 Tx_Rj Tx_Dj Tx_Sj Tx_DCD Rx_Gaussian_Noise Rx_Uniform_Noise Rx_Clock_Recovery_DCD Rx_Clock_Recovery_Dj Rx_Clock_Recovery_Mean Rx_Clock_Recovery_Rj Rx_Clock_Recovery_Sj Rx_Noise (6.0) Tx_Jitter (5.0) Rx_Clock_PDF (5.0)

Tx_Rj Jitter Modulating the Tx Output Time(n) = n * bit_time + Tx_Rj * gaussian_rand() SiSoft, 2018 14

Tx_Rj Jitter Modulating the Tx Output SiSoft, 2018 15 Rj = 0.2 UI at 1 sigma

Tx_Dj Jitter Modulating the Tx Output Time(n) = n * bit_time + 2.0 * Tx_Dj * rand() SiSoft, 2018 16

Tx_Dj Jitter Modulating the Tx Output SiSoft, 2018 17

Tx_Sj Jitter Modulating the Tx Output Time(n) = n * bit_time + Tx_Sj * sin((n * bit_time * 2.0 * Pi) * Tx_Sj_Frequency) SiSoft, 2018 18

Tx_Sj Jitter Modulating the Tx Output SiSoft, 2018 19

Tx_DCD Jitter Modulating the Tx Output Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Lag Lead Time(n) = n * bit_time + Tx_DCD * (-1.0) n SiSoft, 2018 20

Tx_DCD Jitter Modulating the Tx Output SiSoft, 2018 21

Rx_Rj Modulating the Sampling Clock Rx_Rj = 0.00 UI Rx_Rj = 0.05 UI SiSoft, 2018 22

Rx_Dj Modulating the Sampling Clock Rx_Dj = 0.00 UI Rx_Dj = 0.10 UI SiSoft, 2018 23

Same Rx_Dj, Different Start Points actual_time = time + 2.0 * Rx_Dj * rand() Seed value? seed = 1 seed = 2 SiSoft, 2018 24

Rx_Sj Modulating the Sampling Clock Rx_Sj = 0.00 UI Rx_Sj = 0.10 UI SiSoft, 2018 25

Rx_Noise Modulates the Sampling Latch Input Rx_Noise = 0.000 V Rx_Noise = 0.005 V IBIS 7.0 will have Rx_Gaussian_Noise and Rx_Uniform_Noise (BIRD188.1) SiSoft, 2018 26

Rx_Receiver_Sensitivity Models Hysteresis 1 0 1 0 Voltage at sample latch SiSoft, 2018 27

The Only IBIS 5.0 Tx Jitter Parameter: Tx_Jitter (Tx_Jitter (Tx_Jitter (Tx_Jitter (Tx_Jitter Replaced by: Tx_Dj, Tx_Rj, Tx_Sj, Tx_DCD (Usage Info) (Type Float) (Gaussian 0.2e-12 0.03e-12)) (Usage Info) (Type Float) (Dual-Dirac 3e-12 6e-12 0.5e-12)) (Usage Info) (Type Float) (DjRj 0 6E-12 1.3E-12)) (Usage Info) (Type Integer Float Float) (Table (Labels "Row_No" "Time" "Probability") (-4-4e-12 3e-7) (-3-3e-12 1e-4) (-2-2e-12 1e-2) (-1-1e-12 0.29) (0 0 0.4) (1 1e-12 0.29) (2 2e-12 1e-2) (3 3e-12 1e-4) (4 4e-12 3e-7))) SiSoft, 2018 28

The Only IBIS 5.0 Rx Jitter Parameter: Rx_Clock_PDF (Rx_Clock_PDF (Usage Info) (Type Float) (Gaussian 0.2e-12 0.03e-12)) (Rx_Clock_PDF (Usage Info) (Type Float) (Dual-Dirac 3e-12 6e-12 0.5e-12)) (Rx_Clock_PDF (Usage Info) (Type Float) (DjRj 0 6E-12 1.3E-12)) (Rx_Clock_PDF (Usage Info) (Type Integer Float Float) (Table (Labels "Row_No" "Time" "Probability") (-4-4e-12 3e-7) Replaced by: Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Rj, Rx_Clock_Recovery_Sj, Rx_Clock_Recovery_DCD (-3-3e-12 1e-4) (-2-2e-12 1e-2) (-1-1e-12 0.29) (0 0 0.4) (1 1e-12 0.29) (2 2e-12 1e-2) (3 3e-12 1e-4) (4 4e-12 3e-7))) SiSoft, 2018 29

Recommendations Be cautious using IBIS-AMI models using Rx_Clock_PDF or Tx_Jitter Be suspicious of IBIS-AMI models with no jitter parameters at all! When viewing eye diagrams, be aware of what your tool is showing you (clock PDF vs. eye smearing) Experiment by changing model jitter and noise values, see if the results are expected SiSoft, 2018 30