B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006

Similar documents
Altera s Max+plus II Tutorial

ECT 224: Digital Computer Fundamentals Digital Circuit Simulation & Timing Analysis

DE2-115/FGPA README. 1. Running the DE2-115 for basic operation. 2. The code/project files. Project Files

Solutions to Embedded System Design Challenges Part II

Exercise 5. Troubleshooting a QAM/DQAM Modem EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing

VISSIM TUTORIALS This document includes tutorials that provide help in using VISSIM to accomplish the six tasks listed in the table below.

LAX_x Logic Analyzer

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED 2200

Exercise 5-1. Troubleshooting Techniques EXERCISE OBJECTIVE DISCUSSION OUTLINE DISCUSSION. Signal flow tracing

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

1. Convert the decimal number to binary, octal, and hexadecimal.

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000

XJTAG DFT Assistant for

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

LAB 3 Verilog for Combinational Circuits

Source/Receiver (SR) Setup

Analyzing and Saving a Signal

LAB 3 Verilog for Combinatorial Circuits

ELEN Electronique numérique

Welch Allyn CardioPerfect Workstation Tango+ Interface Notes

TechNote: MuraTool CA: 1 2/9/00. Figure 1: High contrast fringe ring mura on a microdisplay

Chapter 5 Flip-Flops and Related Devices

Cascadable 4-Bit Comparator

Chapter 11 State Machine Design

Final Exam review: chapter 4 and 5. Supplement 3 and 4

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

Midterm Exam 15 points total. March 28, 2011

Yellow Frog. Manual Version 1.1

Defining and Labeling Circuits and Electrical Phasing in PLS-CADD

Laboratory Exercise 7

Digital Logic. ECE 206, Fall 2001: Lab 1. Learning Objectives. The Logic Simulator

XJTAG DFT Assistant for

Lab experience 1: Introduction to LabView

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

DALHOUSIE UNIVERSITY Department of Electrical & Computer Engineering Digital Circuits - ECED Experiment 2 - Arithmetic Elements

First Time Setup Guide

XJTAG DFT Assistant for

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

Programmable Logic Design I

Configuring the Stack ST8961 VS Module when used in conjunction with a Stack ST81xx series display.

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

TSIU03, SYSTEM DESIGN. How to Describe a HW Circuit

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

4.1* Combinational logic circuits implement logic functions using a combination of logic gates. Recall

TUTORIAL IGBT Loss Calculation in the Thermal Module

Digital Circuits I and II Nov. 17, 1999

A Combined Combinational-Sequential System

Synchronous Sequential Logic

USB Mini Spectrum Analyzer User s Guide TSA5G35

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

MUSC 1331 Lab 1 (Sunday Class) Basic Operations and Editing in Performer. Quantization in Performer

Design of a Binary Number Lock (using schematic entry method) 1. Synopsis: 2. Description of the Circuit:

USER MANUAL FOR THE ANALOGIC GAUGE FIRMWARE VERSION 1.0

XJTAG DFT Assistant for

System Requirements SA0314 Spectrum analyzer:

Getting Started with the LabVIEW Sound and Vibration Toolkit

California State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 7

User s Manual Rev. A

Fluke 190-Series II Firmware Upgrade V11.44

Main Design Project. The Counter. Introduction. Macros. Procedure

EECS 427 Discussion 1

USB Mini Spectrum Analyzer User Manual TSA Program for PC TSA4G1 TSA6G1 TSA8G1

Modeling Latches and Flip-flops

You will be first asked to demonstrate regular operation with default values. You will be asked to reprogram your time values and continue operation

Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)

Exercise #1: Create and Revise a Smart Group

Laboratory Exercise 7

Reason Overview3. Reason Overview

CHAPTER 1 LATCHES & FLIP-FLOPS

AFM1 Imaging Operation Procedure (Tapping Mode or Contact Mode)

VISSIM Tutorial. Starting VISSIM and Opening a File CE 474 8/31/06

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

For the SIA. Applications of Propagation Delay & Skew tool. Introduction. Theory of Operation. Propagation Delay & Skew Tool

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

Data Acquisition Using LabVIEW

iii Table of Contents

Using SignalTap II in the Quartus II Software

Logisim: A graphical system for logic circuit design and simulation

EE 367 Lab Part 1: Sequential Logic

University of Victoria Electrical and Computer Engineering CENG 241 Digital Design I Laboratory Manual

Quick Start manual for Nova

USB Mini Spectrum Analyzer User Manual PC program TSA For TSA5G35 TSA4G1 TSA6G1 TSA12G5

Logic Design. Flip Flops, Registers and Counters

Lecture 8: Sequential Logic

Agilent Parallel Bit Error Ratio Tester. System Setup Examples

General: Catalog Description: Grading Policy: Course Code: COE 203 Title: Digital Logic Laboratory Co-requisite(s): COE 202 (Digital Logic Design)

ME EN 363 ELEMENTARY INSTRUMENTATION Lab: Basic Lab Instruments and Data Acquisition

ASYNCHRONOUS COUNTER CIRCUITS

My XDS Receiver- Affiliate Scheduler

S-Series Server Setup Quiz

Auxiliary states devices

Chapter 9. Timing Design. (Based on Chapter 7 and Chapter 8 of Wakerly) Data Path Comb. Logic. Reg. Reg. Reg C <= A + B

NSU Distance Delivery Teleconference Operations Polycom 2005

Edge Connector Light Level Detector

Asynchronous (Ripple) Counters

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Transmitter Interface Program

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

EEM Digital Systems II

Transcription:

B2 Spice A/D Tutorial Author: B. Mealy revised: July 27, 2006 The B 2 Spice A/D software allows for the simulation of digital, analog, and hybrid circuits. CPE 169, however, is only concerned with the simulation of digital circuits. This tutorial is designed to provide an introduction to B 2 Spice A/D which will in-turn order to view several characteristics associated with actual circuits. This tutorial describes only a small portion the B 2 Spice A/D capabilities. Students and instructors alike are encouraged to explore further possibilities of the software beyond what is required in this experiment. Circuit simulation is a valuable design and test tool. Simulating circuits before they are implemented can save development time by flushing out errors in the circuit. Simulation can also be used to test portions of circuits that are not directly testable by any other means. The validity of the simulation process is dependent upon the how well the simulation matches the output of a circuit if the circuit was actually implemented. If the models used in the simulation process accurately represent the actual device characteristics, the simulation output will match the actual output. In other words, the validity of the simulation is based upon the quality of the models used. The B 2 Spice A/D simulator allows you to change model parameters to more accurately represent the devices used in your circuit. The following tutorial shows you how to alter the default values associated several standard digital devices. 1. Launch the B 2 Spice A/D program. The associated icon should appear on the Windows Desktop. If the B 2 icon is not present, the launch the program from the Start menu. The resulting display should appear similar to the window shown in Figure 1. Figure 1: Window appearing after launching B2 Spice A/D.

2. Capture a Circuit: Use B 2 Spice A/D to capture the circuit shown in Figure 2. A step-by step description of the procedure used to capture the circuit of Figure 2 is provided below. Figure 2: Pulse narrowing circuit used in this tutorial. (1) From the File menu, select Switch to Digital Mode. (2) From the Digital Devices menu, select an inverter and place on the workspace. (3) From the Digital Devices menu, select an AND gate and place on the workspace. (4) From the Digital Devices menu, select an Output Port gate and place on the workspace. (5) Hit the space bar to select another Output Port and place on the workspace. (6) From the Digital Devices menu, select an Input Port gate and place on the workspace. NOTE: The circuit shown in the Figure 2 only has one output. Placing a second Output Port in the design is used to view the inverter output in the subsequent timing diagram. (7) Use the selection tool or the wire tool to connect the various circuit elements. Your final circuit should appear as shown in Figure 3. (8) Verify that the circuit is wired properly by selecting the Check for Wiring Errors option under the Digital Simulation menu. Correct any errors that are detected. WARNING: If your circuit appears to be correct but the simulator tells you there are wiring errors that you can t seem to find or get rid of, close the simulator and re-launch. This should make these errors go away. Figure 3: Window shot after capturing the schematic of Figure 2.

3. Change the circuit element names: Place the cursor over element names ln1, Out1, and Out2. Double-click the left mouse button and change the circuit element names to A, Z, and Inv_out, respectively. Your circuit should now look similar to the circuit shown in Figure 4. Figure 4: Window shot after changing input and output port names. 4. View the Trace Window: Select the Show Timing Diagram option under the View pull-down menu. This bring ups a window similar to what is shown in Figure 5. The window you ll see mostly likely has a different color scheme than the one in shown Figure 5. Feel free to change the colors if you so desire. Figure 5: The trace window used in simulating the circuit.

5. Simulating the Circuit: Use the Step button ( ) to start the circuit simulation. Use the Selection Tool ( ) to change the input stimulus on the Input Port device. The trace window should look similar to the window shown in Figure 6. Tweak the input stimulus and then take a few Steps. Figure 6: Example simulation output. 5. Change the default propagation delay times: The models of the devices you used in your circuit have many properties associated with them. You can change these properties to more accurately represent the circuit you are testing. Listed below is a procedure that shows how to change the default propagation delay times. The prop delay times are one of many characteristics associated with the individual device models. (1) Right-click on the inverter. (2) Select Edit Part Properties Edit Model Edit Pin Properties. (3) Select the output pin from the dialog window on the left. This brings the Tphl and Tplh times to the windows on the right. (4) Select the Custom radio button. (5) Change the Tplh time to 4ns and the Tphl time to 5ns. (6) Select the Accept button. (7) Select OK, OK, OK to remove the three dialog boxes from the screen. 6. Change the Simulation Step Size: Often times, finer resolution in the output timing diagram is required to enable you to discern certain aspects of your circuit simulation output. Changing the simulation step size allows you to control certain aspects of your simulation output. (1) Under the Digital Simulation menu, select the Digital Simulation Options and enter a Step Size of 10ns. Make sure the schematic window is highlighted when implementing this step. 7. Re-simulate the Circuit: The circuit is now ready to be simulated using the new simulation parameters. (1)Under the Digital Simulation menu, select Reset Simulation.

(2)Perform another simulation on the circuit using the directions in Step 5. The trace window should appear similar to the window shown in Figure 7. Figure 7: Trace window after step interval change and re-simulated.