Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties

Similar documents
ELECTRICAL PERFORMANCE REPORT

SIGNAL INTEGRITY SIMULATION AND MODELING

PCIe: EYE DIAGRAM ANALYSIS IN HYPERLYNX

GT Dual-Row Nano Vertical Thru-Hole High Speed Characterization Report For Differential Data Applications

GT Dual-Row Nano Vertical SMT High Speed Characterization Report For Differential Data Applications

RF Characterization Report

Application Note. 3G SDI Evaluation Board. Revision Date: July 2, 2009

IMPACT ORTHOGONAL ROUTING GUIDE

PI3PCIE2612-A. High Bandwidth, 6-Differential Channel 1:2 DP/PCIe Gen2 Display Mux, ATX Pinout. Features. Description

Microwave Interconnect Testing For 12G-SDI Applications

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

Keysight Method of Implementation (MOI) for VESA DisplayPort (DP) Standard Version 1.3 Cable-Connector Compliance Tests Using E5071C ENA Option TDR

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

Microwave Interconnect Testing For 12G SDI Applications

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

Optimizing BNC PCB Footprint Designs for Digital Video Equipment

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

Practical De-embedding for Gigabit fixture. Ben Chia Senior Signal Integrity Consultant 5/17/2011

HMC958LC5 HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

A Simple, Yet Powerful Method to Characterize Differential Interconnects

Vias structural details and its effect on System performance

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Keysight Technologies Method of Implementation (MOI) for BroadR-Reach Link Segment Tests Using E5071C ENA Option TDR

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

Keysight Technologies M8048A ISI Channels

Agilent MOI for HDMI 1.4b Cable Assembly Test Revision Jul 2012

GaAs MMIC Double Balanced Mixer

30 GHz Attenuator Performance and De-Embedment

RF Characterization Report

Multi-GB/s Serial Channel Design Using a Hybrid Measurement and Simulation Platform

Modula SDI Digital Video Enclosures

LoopBack Relay. SGLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

WiFi Interface Identifier from RF Industries

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

GaAs MMIC Double Balanced Mixer

GaAs DOUBLE-BALANCED MIXER

GaAs DOUBLE-BALANCED MIXER

GaAs MMIC Double Balanced Mixer. Description Package Green Status

Keysight Technologies De-Embedding and Embedding S-Parameter Networks Using a Vector Network Analyzer. Application Note

Verification of HBM through Direct Probing on MicroBumps

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Emphasis, Equalization & Embedding

GaAs DOUBLE-BALANCED MIXER

GaAs DOUBLE-BALANCED MIXER

How IBIS Models Relate to SI, PI, and EMI-EMC. Roy Leventhal DesignCon 2009 IBIS Summit Meeting Santa Clara, CA February 5, 2009

Transmission Distance and Jitter Guide

Parameter Input Output Min Typ Max Diode Option (GHz) (GHz) Input drive level (dbm)

GaAs MMIC Double Balanced Mixer

GaAs DOUBLE-BALANCED MIXER

GaAs MMIC Triple Balanced Mixer

SCSI Cable Characterization Methodology and Systems from GigaTest Labs

GaAs MMIC Double Balanced Mixer

FLEX Series. Small-Scale Routing Switcher. KEY FEATURES AND BENEFITS Frame and signal. Flexible control. Communication and control.

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Mainline Pin (plug) Connector Return Loss

SI Analysis & Measurement as easy as mobile apps ISD, ADK, X2D2

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Using Allegro PCB SI GXL to Make Your Multi-GHz Serial Link Work Right Out of the Box

Parameter Symbol Units MIN MAX. RF Input Power (CW) Pin dbm +20. LO Input Power (CW) Pin dbm +27

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

MICROLITHIC DOUBLE-BALANCED MIXER

MICROLITHIC DOUBLE-BALANCED MIXER

Dual Channel 3.0 GSPS Analog to Digital Input Module. RF Transformer. 2dB Fixed Attn. RF Transformer. 2dB Fixed Attn

Keysight Technologies

Equalizing XAUI Backplanes with the MAX3980

Datasheet SHF A

MICROLITHIC DOUBLE-BALANCED MIXER

MICROLITHIC DOUBLE-BALANCED MIXER

De-embedding Gigaprobes Using Time Domain Gating with the LeCroy SPARQ

D-COAX, Inc. D-COAX d086 Series Cable Pair. High Frequency, Skew Matched, Phase Stable Cable Pair (65 GHz)

Quad Copper-Cable Signal Conditioner

MCX - 75 Ohm Connectors

Parameter LO RF IF Min Typ Max Diode Option (GHz) (GHz) (GHz) LO drive level (dbm)

DesignCon Simulation Techniques for 6+ Gbps Serial Links. Donald Telian, Siguys

D-COAX, Inc. D-COAX Male-Female 1501 Series Cables and Cable Pairs. High Frequency, Skew Matched, Phase Stable Cable Pair (40 GHz)

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

MICROLITHIC DOUBLE-BALANCED I/Q MIXER

MICROLITHIC DOUBLE-BALANCED MIXER

TWINAX FLYOVER CABLE HIGH-SPEED & BACKPLANE OPTICS

Application Note for PI3EQX4951 SATA ReDriver TM Family By Qun Song, Lingsan Quan. Table of Contents # Introduction

SI Design & Measurement Principles and Best Practices

GaAs MMIC Double Balanced Mixer

Methodology of signal and power integrity for multilayer embedded PCB

PCB Probing for Signal-Integrity Measurements

RF Characterization Report

PERFORMANCE SPECIFICATION SHEET

MICROLITHIC DOUBLE-BALANCED I/Q MIXER

HMC412MS8G / 412MS8GE

Test Systems. Typical JFW Systems. Matrix switches Programmable assemblies Switch assemblies Manual attenuator assemblies Power divider assemblies

Forensic Analysis of Closed Eyes

Parameter LO RF IF Min Typ Max Diode Option (GHz) (GHz) (GHz) LO drive level (dbm)

THIS COPYRIGHTED DOCUMENT IS THE PROPERTY OF GLENAIR, INC. AND IS FURNISHED ON THE CONDITION THAT IT IS NOT TO

ASNT8140. ASNT8140-KMC DC-23Gbps PRBS Generator with the (x 7 + x + 1) Polynomial. vee. vcc qp. vcc. vcc qn. qxorp. qxorn. vee. vcc rstn_p.

Non Magnetic Connectors Product Catalog

Features. = +25 C, 50 Ohm System

Transcription:

Samtec Final Inch PCIE Series Connector Differential Pair Configuration Channel Properties Scott McMorrow, Director of Engineering Jim Bell, Senior Signal Integrity Engineer Page 1

Introduction and Philosophy The Final Inch is not complete without validation of the electrical system performance through signal integrity modeling, simulations and measurements. Advanced 2D and 3D modeling methods are used to provide accurate models for all sections of the Final Inch boards. The PCI Express connector model has been developed through Samtec s advanced modeling process, as found at www.samtec.com. Three dimensional PCB structures, such as SMA launches and vias, are modeled using a combination of CST Microwave Studio and Sigrity BroadBand SPICE. Two dimensional PCB traces are modeled using Ansoft Maxwell 2D FEM Field Solver and Synopsis HSPICE w- element table models. All modeled elements are combined and simulated using Synopsis HSPICE. Page 2

PCB Stackup and Trace Configuration 4 layer 0.063 construction Outer layer microstrip routing. 5 mil trace width 57 ohm characteristic impedance (single ended) 100 ohm differential impedance Er = 4.1 Loss Tangent = 0.0215 Page 3

PCB Stackup and Trace Configuration PCB 2 Measurement Point Stimulus Launch PCIe Uncoupled Lossy Traces PCB 1 Page 4

Eye Pattern Configuration Signal stimulus +/- 400 mv Driven victim and aggressor signals terminated differentially to 100 ohms. Eye simulations performed with worst case adjacent neighbor pairs switching at maximum bit rate and driven victim switching with a pseudo random pattern. Page 5

Insertion and Return Loss Configuration Victim Input Stimulus - 1 Volt a.c., linearly swept from 100 MHz to 10 GHz Victim Signal terminated at measurement point, 50 Ohms to Ground. Passive Signals terminated at both end points, 50 Ohms to Ground Page 6

Eye Channel Properties PCIE Edge Card Fingers A A V V A A Card edge V = Victim pair A = Aggressor pair = Signal = Grounded connector pin Page 7

Eye Channel Properties Differential, 1.0 Gbps, 50 ps not active active Page 8

Eye Channel Properties Differential, 1.0 Gbps, 50 ps not active active Page 9

Eye Channel Properties Differential, 2.5 Gbps, 50 psec not active active Page 10

Eye Channel Properties Differential, 2.5 Gbps, 50 psec not active active Page 11

Eye Channel Properties Differential, 3.125 Gbps, 50 psec not active active Page 12

Eye Channel Properties Differential, 3.125 Gbps, 50 psec not active active Page 13

Eye Channel Properties Differential, 5.0 Gbps, 50 psec not active active Page 14

Eye Channel Properties Differential, 5.0 Gbps, 50 psec not active active Page 15

Eye Channel Properties Differential, 10.0 Gbps, 50 psec not active active Page 16

Eye Channel Properties Differential, 10.0 Gbps, 50 psec not active active Page 17

Eye Channel Properties Differential, 12.5 Gbps, 50 psec not active active Page 18

Eye Channel Properties Differential, 12.5 Gbps, 50 psec not active active Page 19

Loss Channel Properties A A V V A A Card edge V = Victim net P = Passive net, terminated at both ends, 50 ohms to Ground = Signal = Grounded connector pin Page 20

Insertion Loss Channel Properties Differential db vs. Frequency Page 21

Insertion Loss Channel Properties Differential % vs. Frequency 100% 80% Percent 60% 40% 20% 100% 80% Percent 60% 40% 20% Page 22

Return Loss Channel Properties Differential db vs. Frequency Page 23

Return Loss Channel Properties Differential % vs. Frequency 45% 40% 35% 30% Percent 25% 20% 15% 10% 5% 0% Percent 45% 40% 35% 30% 25% 20% 15% 10% 5% 0% Page 24

Crosstalk Channel Properties A A V V A A Card edge V = Victim net A = Aggressor net = Signal = Grounded connector pin Page 25

Crosstalk, Differential Pair Aggressor - Victim - Passive db vs. Frequency Red = NEXT Blue = FEXT Page 26

Crosstalk, Differential Pair Victim Aggressor - Passive 14% 12% 10% % vs. Frequency Red = NEXT Blue = FEXT Percent 8% 6% 4% 2% 0% 14% 12% 10% Percent 8% 6% 4% 2% 0% Page 27

Crosstalk, Differential Pair Aggressor - Victim - Aggressor db vs. Frequency Red = NEXT Blue = FEXT Page 28

Crosstalk, Differential Pair Aggressor - Victim Aggressor 14% 12% 10% % vs. Frequency Red = NEXT Blue = FEXT Percent 8% 6% 4% 2% 0% 14% 12% 10% Percent 8% 6% 4% 2% 0% Page 29

Crosstalk, Differential Pair NEXT Comparison db vs. Frequency Red = Aggressor- Victim-Passive Blue = Aggressor- Victim-Aggressor Page 30

Crosstalk, Differential Pair NEXT Comparison 14% % vs. Frequency 12% 10% Red = Aggressor- Victim-Passive Percent 8% 6% Blue = Aggressor- Victim-Aggressor 4% 2% 0% 14% 12% 10% Percent 8% 6% 4% 2% 0% Page 31

Crosstalk, Differential Pair FEXT Comparison db vs. Frequency Red = Aggressor- Victim-Passive Blue = Aggressor- Victim-Aggressor Page 32

Crosstalk, Differential Pair FEXT Comparison 14% % vs. Frequency 12% 10% Red = Aggressor- Victim-Passive Percent 8% 6% Blue = Aggressor- Victim-Aggressor 4% 2% 0% 14% 12% 10% Percent 8% 6% 4% 2% 0% Page 33

PCIE Series Final Inch Test Case - Conclusions The PCIE Series (PCI Express) connector pair shows excellent performance in simulated applications between 1 and 12.5 Gbps. Page 34