Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

Similar documents
802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

100GEL C2M Channel Reach Update

SECQ Test Method and Calibration Improvements

CAUI-4 Application Requirements

Application Space of CAUI-4/ OIF-VSR and cppi-4

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

CAUI-4 Chip to Chip Simulations

CAUI-4 Chip to Chip and Chip to Module Applications

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

Open electrical issues. Piers Dawe Mellanox

Performance comparison study for Rx vs Tx based equalization for C2M links

Validation of VSR Module to Host link

De-correlating 100GBASE-KR4/CR4 training sequences between lanes

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

100GBASE-KP4 Link Training Summary

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

Summary of NRZ CDAUI proposals

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

100G-FR and 100G-LR Technical Specifications

10GBASE-LRM Interoperability & Technical Feasibility Report

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

50GbE and NG 100GbE Logic Baseline Proposal

More Insights of IEEE 802.3ck Baseline Reference Receivers

100G BASE-KP4 Interference tolerance ad hoc January 22 Mike Dudek Qlogic Charles Moore Avago

100G EDR and QSFP+ Cable Test Solutions

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

System Evolution with 100G Serial IO

400G-FR4 Technical Specification

New Serial Link Simulation Process, 6 Gbps SAS Case Study

802.3bj Scrambling Options

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_01_0117) 14th February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

TP2 and TP3 Parameter Measurement Test Readiness

Further Investigation of Bit Multiplexing in 400GbE PMA

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

RS-FEC Codeword Monitoring for 802.3cd

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

IEEE P802.3bm D Gb/s and 100 Gb/s Fiber Optic Task Force 2nd Task Force review comments

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Development of an oscilloscope based TDP metric

PAM8 Baseline Proposal

XLAUI/CAUI Electrical Specifications

Baseline proposal update

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

10GBASE-KR Start-Up Protocol

MR Interface Analysis including Chord Signaling Options

802.3cd (comments #i-79-81).

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

EEE ALERT signal for 100GBASE-KP4

BER margin of COM 3dB

PMD & MDIO. Jan 11, Irvine, CA. Jonathan Thatcher, Clay Hudgins, IEEE 802.3ae. 10 Gigabit Ethernet

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

40G SWDM4 MSA Technical Specifications Optical Specifications

TP2 con-call comment resolution - actions from Austin - May 26 June 9 (3 calls) Tom Lindsay 802.3aq London, June 2005

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Refining TDECQ. Piers Dawe Mellanox

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

50 Gb/s per lane MMF objectives. IEEE 50G & NGOATH Study Group January 2016, Atlanta, GA Jonathan King, Finisar

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Duobinary Transmission over ATCA Backplanes

IEEE 802.3ca Channel Bonding And Skew Remediation

40G SWDM4 MSA Technical Specifications Optical Specifications

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

Further work on S/N Budget Channel specification May 8

Improving the Performance of Advanced Modulation Scheme. Yoshiaki Sone NTT IEEE802.3bs 400 Gb/s Ethernet Task Force, San Antonio, Novenver 2014.

Component BW requirement of 56Gbaud Modulations for 400GbE 2 & 10km PMD

Further information on PAM4 error performance and power budget considerations

Impact of Clock Content on the CDR with Propose Resolution

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Film Grain Technology

Development of an oscilloscope based TDP metric

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Eye Doctor II Advanced Signal Integrity Tools

EVLA Fiber Selection Critical Design Review

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

An Approach To 25GbE SMF 10km Specification IEEE Plenary (Macau) Kohichi Tamura

40GBASE-ER4 optical budget

Transcription:

1 Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

2 Acknowledgements This presentation is a result of discussions with Matt Brown (Macom), Jeff Slavick (Broadcom), Kent Lusted (Intel), and Beth Kochuparambil (Cisco). Thanks to Beth and Kent for hosting the teleconferences.

3 Introduction Using a long transmitter FFE has been suggested as a way to reduce module SERDES complexity See sun_100gel_01b_0118, sun_3ck_01a_0518, healey_3ck_01b_0718 The performance of a long transmitter FFE is comparable to that of a similar FFE in the receiver. The differences will not be analyzed in this presentation. The power/area costs of a long transmitter FFE are lower than that of a similar FFE in the receiver. This will not be analyzed in this presentation. We assume that a pluggable, interoperable interface must have adaptive equalization. Adaptation can only be controlled by the receiver. If the equalizer is located in the transmitter, and is adapted by the receiver, some concepts have to be changed. This aspect is the focus of the presentation.

4 Existing C2M host output paradigm HCB TP1a Host Host Tx Compliance is measured using eye metrics at TP1a (with a reference equalizer) At 100 Gb/s, the HCB path and the reference EQ may be significantly different from the actual module module PMA / CDR Host Host Tx A module is expected to work with the TP1a-compliant host output even though the actual end-to-end channel is different The module can t control the Tx equalization

5 Adaptive Tx equalization - paradigm change The open eye should be at the module CDR decision point The module can tune the Tx equalization to a setting that achieves that With the chosen setting, at a specific HCB test point, the eye will not be optimized (and may not be open at all) So we should not measure compliance this way What else can we do?

6 Adaptive Tx equalization - paradigm change Alternative specification methods exist in the CR PMD family Linear fit pulse for qualifying linear parameters (bandwidth, equalization ) Noise, linearity Jitter measured on specific edges (to exclude DDJ) CR electrical specs are measured at TP2 (equivalent of TP1a in HCB) Measurable with any equalization setting Actual equalization range and step sizes are also specified and may be tested The burden of verifying this increases with the number of taps and resolution of the coefficients

7 Host Tx adaptation what would it take? The module is responsible for getting the Tx to an adequate setting to meet its BER target We need a control channel Initial training pattern+protocol as in KR/CR? Management controlled using registers as in existing AUI-C2C? maybe some blend of these two or something else The module has to generate the requests and handle the responses Some state diagrams (or equivalent descriptions) should be specified The module has to indicate that it is ready to receive real data from the host Link up delay If we assume the Rx has CTLE-only equalization capability, the Tx FFE has to be longer and with fine steps The required FFE resolution will likely be finer than 2.5% steps (maximum step size for c(-2) in clause 136) Training a longer FFE is likely to have a timeout longer than 3 seconds (allocated for 4-tap FFE training in clause 136)

8 FFE adaptation Equalizer adaptation, especially for a long FFE, requires non-trivial design for setting the individual taps based on the signal seen by the Rx Moving the equalizer from the Rx to the Tx does not reduce the complexity required to for adaptation Extra burden is added for communicating requests and responses between Rx and Tx, instead of applying changes internally in the Rx We should consider continuous adaptation (after link start-up) which was not assumed in the past for Tx equalizers. Some continuous Tx FFE adaptation may be needed for other architectures as well.

9 How to test a module? With the current paradigm, the module is tested with a signal that has specified eye parameters. This doesn t work anymore if the module is responsible for setting the Tx equalization. The test pattern generator has to have the equalization capabilities required from a host Tx And a control method that the module can use. Again, similar methods exist in the existing CR/KR specs. Test equipment availability may be a concern we need to address. Note that testing a module assuming only Rx equalization has other complexities; for example, the reference receiver has to be implemented in the scope.

10 Interoperability and system implications If a startup protocol is used, both sides need to implement training patterns and logic as in the KR/CR world. Link can then be established with minimal management intervention. Only works at link up time. What if changes are required later? Alternatively management registers approach Every coefficient update has to go through management registers reads and writes (see example in 83D.5) With long and fine-grained FFE, expect lots of steps at link-up But this can also work after a link is established. A new arena for interoperability challenges and testing

11 Summary Assuming accurate equalization is performed by the host Tx (and module Rx has only a CTLE) enables some power saving in the module, but requires several changes from past assumptions. Host Tx specs based on CR methods instead of eye measurement. The module Rx controls the equalization through a control channel, and is responsible for finding a sufficiently good setting. Module Rx testing will require a more capable pattern generator and a different test procedure. Increased management activity may be needed for link-up. New interoperability challenges. All these changes have to be supported by definitions and requirements in the standard. Note: assuming long FFE in the Rx would also require some changes from past assumptions.