character time, microseconds (.4414 for Omega 400,.3636 for ikxlk) The following timing diagrams illustrate how these symbols are used:

Similar documents
VGA Port. Chapter 5. Pin 5 Pin 10. Pin 1. Pin 6. Pin 11. Pin 15. DB15 VGA Connector (front view) DB15 Connector. Red (R12) Green (T12) Blue (R11)

BTV Tuesday 21 November 2006

Section 4. Display Connector

Rec. ITU-R BT RECOMMENDATION ITU-R BT PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE

4. ANALOG TV SIGNALS MEASUREMENT

From Synchronous to Asynchronous Design

Module 1: Digital Video Signal Processing Lecture 3: Characterisation of Video raster, Parameters of Analog TV systems, Signal bandwidth

CHAPTER 2. Black and White Television Systems

Chapter 3 Fundamental Concepts in Video. 3.1 Types of Video Signals 3.2 Analog Video 3.3 Digital Video

TV Synchronism Generation with PIC Microcontroller

M = Projection magnification B = Vertical distance between lens center and screen center

NAPIER. University School of Engineering. Advanced Communication Systems Module: SE Television Broadcast Signal.

Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri April 2011 Sharif University of Technology

Digital Blocks Semiconductor IP

XC-77 (EIA), XC-77CE (CCIR)

Pivoting Object Tracking System

PT-CW230 S P E C F I L E. As of November Specifications and appearance are subject to change without notice.

Lecture 14: Computer Peripherals

7inch Resistive Touch LCD User Manual

Multimedia. Course Code (Fall 2017) Fundamental Concepts in Video

The Best Guide to Choosing the Right Digital Signage Size

DT3162. Ideal Applications Machine Vision Medical Imaging/Diagnostics Scientific Imaging

EECS150 - Digital Design Lecture 12 - Video Interfacing. Recap and Outline

PT-LW271 S P E C F I L E. As of August Specifications and appearance are subject to change without notice. 1/12.

MIPI D-PHY Bandwidth Matrix Table User Guide. UG110 Version 1.0, June 2015

RECOMMENDATION ITU-R BT Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios

PT-LX270 S P E C F I L E. As of June Specifications and appearance are subject to change without notice. 1/10.

Mahdi Amiri. April Sharif University of Technology

Comp 410/510. Computer Graphics Spring Introduction to Graphics Systems

Communication Theory and Engineering

Design of VGA and Implementing On FPGA

Spatial Light Modulators XY Series

Transitioning from NTSC (analog) to HD Digital Video

Lab # 9 VGA Controller

The characteristics of a video signal and methods to overcome distance limitations

PT-TX300 S P E C F I L E. Short-Throw DLP Projector. As of August Specifications and appearance are subject to change without notice.

4 x 4 VGA Matrix Switch

A * Rockwell. R6500 Microcomputer System DATA SHEET CRT CONTROLLER (CRTC) r- r- 31 O PART NUMBER R FEATURES DESCRIPTION O 30-4 O O

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

Advantech Proudly Presents Professional Monitor Series

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

By Tom Kopin CTS, ISF-C KRAMER WHITE PAPER

Design of VGA Controller using VHDL for LCD Display using FPGA

ET-YFB100G S P E C F I L E. Digital Interface Box. As of December Specifications and appearance are subject to change without notice.

Module 1: Digital Video Signal Processing Lecture 5: Color coordinates and chromonance subsampling. The Lecture Contains:

Brief Description of Circuit Functions. The brief ckt. description of V20 107E5 17 Monitor

An FPGA Based Solution for Testing Legacy Video Displays

PT-CX300 S P E C F I L E. As of June Specifications and appearance are subject to change without notice. 1/13.

Technical Bulletin 625 Line PAL Spec v Digital Page 1 of 5

Implementation of 24P, 25P and 30P Segmented Frames for Production Format

IBM Enhanced Color Display. Personal Computer. Hardware Reference Library _.-

Gateway 46-inch Plasma TV Specifications

10 Digital TV Introduction Subsampling

Camera Interface Guide

PT-CW241R S P E C F I L E. As of June Specifications and appearance are subject to change without notice. 1/13.

PT-LX26 S P E C F I L E. LCD Projector. As of June Specifications and appearance are subject to change without notice.

SPATIAL LIGHT MODULATORS

PT-CW331R S P E C F I L E. As of April Specifications and appearance are subject to change without notice. 1/13.

An Efficient SOC approach to Design CRT controller on CPLD s

Part 1: Introduction to Computer Graphics

Multimedia Systems Video I (Basics of Analog and Digital Video) Mahdi Amiri November 2015 Sharif University of Technology

Introduction to Computer Graphics

Full Disclosure Monitoring

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

8088 Corruption. Motion Video on a 1981 IBM PC with CGA

Product Number : VX600 Product Name : As of August Specifications and appearance are subject to change without notice.

... User Guide - Revision /23/04. H Happ Controls. Copyright 2003, UltraCade Technologies UVC User Guide 1/23/2004

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

TV Character Generator

Block Diagram. dw*3 pixin (RGB) pixin_vsync pixin_hsync pixin_val pixin_rdy. clk_a. clk_b. h_s, h_bp, h_fp, h_disp, h_line

VIDEO 101 LCD MONITOR OVERVIEW

1. Broadcast television

Objectives: Topics covered: Basic terminology Important Definitions Display Processor Raster and Vector Graphics Coordinate Systems Graphics Standards

ET-MWP100G S P E C F I L E. Multi Window Processor 1/6. As of July Specifications and appearance are subject to change without notice.

1 Watt, MHz, SMT Tunable Band Pass Filter (MINI-ERF ) 1.75 x 2.40 x 0.387

RECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)

CHANGED BY A First Release. ZHANG YAN FANG

PMC-704 Dual Independent Graphics Input/Output PMC

Spatio-temporal inaccuracies of video-based ultrasound images of the tongue

Stimulus presentation using Matlab and Visage

Users Manual FWI HiDef Sync Stripper

Design and Implementation of an AHB VGA Peripheral

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

LCD MODULE SPECIFICATION

Gateway 50-inch Plasma TV Specifications

Computer Graphics Hardware

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Introductory Digital Systems Laboratory

PT-LB385 S P E C F I L E. LCD Projectors. As of December Specifications and appearance are subject to change without notice.

To discuss. Types of video signals Analog Video Digital Video. Multimedia Computing (CSIT 410) 2

Agilent PN Time-Capture Capabilities of the Agilent Series Vector Signal Analyzers Product Note

PT-RX110LB/RX110LW S P E C F I L E. DLP Projectors. As of August Specifications and appearance are subject to change without notice.

PT-RW930LB/RW930LW S P E C F I L E. DLP Projectors. As of July Specifications and appearance are subject to change without notice.

Spartan-II Development System

ESI VLS-2000 Video Line Scaler

Product Number : VZ570 Product Name : As of August Specifications and appearance are subject to change without notice.

Types of CRT Display Devices. DVST-Direct View Storage Tube

Computer Graphics. Raster Scan Display System, Rasterization, Refresh Rate, Video Basics and Scan Conversion

Product Number : TW350 Product Name : As of October Specifications and appearance are subject to change without notice.

CORIOmax Resolution Editor Programming Guide 2015/03/04

CS 4451A: Computer Graphics. Why Computer Graphics?

Transcription:

Re programming the Omega Video Timing Definition of symbols: Fh Th Fv Tv Oh Ih Ov Iv sh fh bh sv fv bv X Y Zx Zy horizontal scan frequency, KHz. horizontal scan period, microseconds vertical scan frequency. Hz. vertical scan period, milliseconds horizontal blanking lime, microseconds horizontal display time, microseconds vertical blanking time, microseconds vertical display time, microseconds horizontal sync, pulse duration, microseconds horizontal front porch, microseconds horizontal back porch, microseconds vertical sync pulse duration, microseconds vertical front porch, microseconds vertical back porch, microseconds x resolution, pixels y resolution, pixels x zoom factor v zoom factor ct character time, microseconds (.4414 for Omega 400,.3636 for ikxlk) The following timing diagrams illustrate how these symbols are used:

These are relations between symbols derived from their«definitions: Fh=1000/Th Fv=!000/Tv Oh=fh-r-sh-*-bh Ov=fv-rsv-bv lh=th-0h iv=1v-0v The Omega allows access to ten video timing control registers. These are loaded via the op code CRTWR (hex 46). followed by register number (range 0 to 9) and the value to be written. In the following table, (r'o) means the contents of ro and thus is the value following:the hex sequence 46 00; similarly to write hex 57 into register 4. one'would transmit 46 04 57. (r0)=int Th/ct]-l ;r0 controls horizontal rate. (rl)=int[lh/ct]-2 ;rl controls horizontal display lime. Also ;ri determines X resolution by. X*Zx=16\(rl)-2] (r2) = (rl)-int[hf/ct] ;r2 controls horizontal front porch. (r3)=16*int'sv/th]-inl[sh/ct],r3 controls horizontal AND vertical sync. (r4),r(5) and (r9) work together to define the'vertical.period. One may choose any values that produce the correct period, within the con- * w. - ~. S k.1 Q111LS, (r4) ranges from 0 to 127 decimal (r5) ranges from 0 to 3! decimal (r9) ranges from 0 to 31 decimal There are three formulas to use: interlace, (r4)*(r9) even: 2*int[Tv/Th] = [(r4) + l]*[(r9)^2]-i-2*(r5)-1 interlace, (r4)*(r9) odd: 2*mt[Tv/Th] = [(r4) + lk(r9) + 2]+,'2*(r5) non-interlaced: iriti Tv7Th] = [(r4) + l]*[(rs )-!-l]+(ra) (r6): (r9) also : works with (r6) to define y resolution, anti.'may aftect the selection of (r9) in the previous calculations: interlaced: Zy*Y=(r6)*[(r9) + 2] non-interlaced: Zy*Y=(r6)*[(r9) + l] (note, no zoom means Zy=l; a times 2 zoom means Zy=l, etc).

Selection of a value for r7 requires first that vertical front porch be rounded to the nearest multiple of 4*Th for interlace and 8*Th for noninterlace- these are the finest increments that the vertical sync pulse can be positioned. Assuming this has been done: (r7) = (r6)-int[vf/ct] (r8) = 0'for non-interlaced =3 for interlaced APPLICATIONS Normally, one reprograms the Omega to optimize system performance. This could mean maximize X and Y resolution, and push monitor bandwidth to the limits of its performance. The Omega constraints are defined by: X and Y cannot exceed 1023 without wrap-around and ct is fixed by the crystal frequency The monitor typically is constrained in terms of most of the video timing parameters previously used. One usually will try to achieve the maximum refresh rate to minimize flicker. Where some items are not included in the monitor spec, standards such as E1A R5-343 or R3-170 may be consulted. Both groups of constraints come into play in the first example, the standard 1024 'by 768 resolution, 33 Hz. interlace display of the standard Omega 400. Example 1: 1024 by 768, 34 Hz. interlaced. Assume we begin with X resolution: X=1024 = 16*[(rl)-2] so (rl) = 66. Monitor blanking time is spec'ed at 6 microseconds, nominal R3-343 specifies 7 25 useconds, max. It is-desirable to maximize blanking, as it allows the processor to operate aba higher duty cycle; so we choose the largest multiple of ct within 7 25 i e. 16. lh=ck(rl)-2] = 28.25 us. Th=28.25-7.06=34 31 usee. Fh=28.32 KHz. (Within monitor specs) (r0) = (rl)-int[0h/ct]-3. since we chose Oh to be 16*ct, (r0) = 79 Horizontal sync data are not in the 3619 spec, so we use R3-343. 1

Let sh=ct*int[2.75/ct] =2.65 usee. Let fh=ct*int[.75/ct] =.88 usee. fh determines (r2): (r2) = (r!)-?-int[fh/ct] = (66)+2=68. The resulting backporch is generous; bp = 0h-fh-sh=3.53 usee. To continue, we use Y=768 (derived from aspect ratio considerations) and the RS-343 vertical retrace time of 1.25 msec. Actually, we use 1.257 msec, as it is the closest multiple of Th/2. Tv= (7.68/2)*Th+1.257= 14.48 msec. frame rate is half this, or 34.5 Hz. Fv=1000/Th=69.1 Hz field rate. The Now w r e can select total lines per frame: Lines=int[2*Tv/Th]=841. Since this number is odd. we use: B41 = [(r4)^l]\(r9)^2]-2*(r5) and 768=(r6)*[(r9)-2]. Choose (r9) = 6 for convenience. Then (r6) = 96 (r4) = 103 (r5)=4 Since we are interlaced, (r8)=3. All that remains is to select a value for r7. The monitor spec says nothing about vertical sync position; RS-343 says 0 to 250 usee. We will minimize it to give the monitor the maximum time to stabilize before beginning the next scan. (r7) = (r6);-vf=0. Actually, due to hardware, a 2 usee vf exists. Example 2: 640 X 480 30 Hz. Interlaced (RS-170). R3-170 dictates almost all video parameters: Fh= 15.73426 KHz Th=63 555 usee Fv = 59.94 Hz Tv= 16.683 msec Other parameters are derived from these- 0h=.16*Th=10.168 usee 1 h=th-0h=53.387 usee fh=.02*th=1.27 usee sh=.0b*th=5.0b4 usee bh=.q6*th = 3 813 usee 0v=.075*Tv=i 251 msec lv=tv-0v= 15.432 msec fv=0 sv=.04*tv=.667 msec bv=0v-sv =.5B4 msec The crystaj frequency required is 72.5035 MHz; this is the standard 4

Omega 400 crystal value. It yields a character time of: ct = 32/crystal freq. =.4414 usee Th dictates the value programmed into ro: (ro)=int"th/ct]-l =int[63.555/.4414]-! = 143 (rl) = int[lh/ct]-s-2=123; however this would yield an Zx*X of 16*121 = 1936. Assuming a Zx of 3, 645.3 pixels in x results So we must compromise the RS-170 standard, and let rl be set by resolution of 640 X: (ri)=int'zx*x/16] + 2=inL 3*640/16]-2= 122 (r2) = (rl)-knt(fh/ct) = 122-3= 125 (r3) = 16 *int(sv/th)-int(sh/ct) = 16*3-11 =59 (r4),(r5) and (r9) are chosen for 525 scans per frame. Use the formula for interlaced, with (r4)*(r9) odd: 525 = [(r4)-l ]*](r9)-2]-2*(r5)-l The problem is one of factoring 524 within the range constraints' on the registers. One combination that works is: (r4) = 86 (r5) = 1 (r9) = 4 For (r6), use the target y resolution of 460: 480 = (r6)\(r9) + 2] ; since (r9)=4. (r6) = B0 (r7) is set by vf; assume this is zero, as the controller is restricted to multiples of 4*Th: (r7) = (r6)-int(vf/ct) = (r6)-r80 and for this application. (r8) = 3. 5