Modified Generalized Integrated Interleaved Codes for Local Erasure Recovery

Similar documents
Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

More design examples, state assignment and reduction. Page 1

Performance Driven Reliable Link Design for Network on Chips

Optimization of Multi-Channel BCH Error Decoding for Common Cases. Russell Dill Master's Thesis Defense April 20, 2015

NUMEROUS elaborate attempts have been made in the

Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0)

9 Programmable Logic Devices

Lossless Compression Algorithms for Direct- Write Lithography Systems

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Solution of Linear Systems

Optimizing the Error Recovery Capabilities of LDPC-staircase Codes Featuring a Gaussian Elimination Decoding Scheme

Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for active CCDN

Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel

Introduction. Packet Loss Recovery for Streaming Video. Introduction (2) Outline. Problem Description. Model (Outline)

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

Data Rate to Line Rate Conversion. Glen Kramer (Broadcom Ltd)

Optimization and Power Reduction of Built-In Repair Analyzer for Memories

Multimedia Communications. Video compression

Joint Rewriting and Error Correction in Flash Memories

Optimization of Multi-Channel BCH. Error Decoding for Common Cases. Russell Dill

MEMORY ERROR COMPENSATION TECHNIQUES FOR JPEG2000. Yunus Emre and Chaitali Chakrabarti

ALONG with the progressive device scaling, semiconductor

Example: compressing black and white images 2 Say we are trying to compress an image of black and white pixels: CSC310 Information Theory.

Chicka Chicka. Handwriting Book

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Try Swedish Design Concept May 2018 v2.0. Page 1/16

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

Point-to-Point Links

Out of order execution allows

Adaptive decoding of convolutional codes

Multimedia Communications. Image and Video compression

Review paper on study of various Interleavers and their significance

CONTENTS 1. LOGOTYPE 2. BRAND IDENTITY FINAL COMMENTS Concept 1.2. Structure & proportions Using the logotype

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

Difference with latch: output changes on (not after) falling clock edge

Physical Layer Signaling for the Next Generation Mobile TV Standard DVB-NGH

Hardware Implementation of Viterbi Decoder for Wireless Applications

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Lecture 16: Feedback channel and source-channel separation

3.How many places do your eyes need to watch when playing in an ensemble? 4.Often players make decrescendos too what?

Module 8 VIDEO CODING STANDARDS. Version 2 ECE IIT, Kharagpur

Bar Codes to the Rescue!

A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes

Comment #147, #169: Problems of high DFE coefficients

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

IMS B007 A transputer based graphics board

Hardware Design I Chap. 5 Memory elements

Systematic Lossy Error Protection of Video based on H.264/AVC Redundant Slices

Built-In Self-Test (BIST) Abdil Rashid Mohamed, Embedded Systems Laboratory (ESLAB) Linköping University, Sweden

New Encoding Technique to Reform Erasure Code Data Overwrite Xiaodong Liu & Qihua Dai Intel Corporation

Implementation of a turbo codes test bed in the Simulink environment

Network. Decoder. Display

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Implementation of CRC and Viterbi algorithm on FPGA

CPS311 Lecture: Sequential Circuits

Advanced Data Structures and Algorithms

Chapter 1: Data Storage. Copyright 2015 Pearson Education, Inc.

ITERATIVE DECODING FOR DIGITAL RECORDING SYSTEMS

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

2.1 Introduction. [ Team LiB ] [ Team LiB ] 1 of 1 4/16/12 11:10 AM

Implementation of Memory Based Multiplication Using Micro wind Software

AVTP Pro Video Formats. Oct 22, 2012 Rob Silfvast, Avid

Alcatel-Lucent 5910 Video Services Appliance. Assured and Optimized IPTV Delivery

A Low-Power 0.7-V H p Video Decoder

LUT Optimization for Memory Based Computation using Modified OMS Technique

Understanding Compression Technologies for HD and Megapixel Surveillance

UNIT 1: DIGITAL LOGICAL CIRCUITS What is Digital Computer? OR Explain the block diagram of digital computers.

Create Your SAMPLE. Penmanship Pages! Featuring: Abeka Manuscript Font. By Sheri Graham

EECS150 - Digital Design Lecture 19 - Finite State Machines Revisited

802.3bj FEC Overview and Status IEEE P802.3bm

Optimization of memory based multiplication for LUT

LED Array Tutorial. This guide explains how to set up and operate the LED arrays that can be used for your. Internal Structure of LED Array

Modeling and Evaluating Feedback-Based Error Control for Video Transfer

/10/$ IEEE ICME /10/$ IEEE 504

Design of Polar List Decoder using 2-Bit SC Decoding Algorithm V Priya 1 M Parimaladevi 2

2D Interleaver Design for Image Transmission over Severe Burst-Error Environment

BLOCK CODING & DECODING

FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING

AN UNEQUAL ERROR PROTECTION SCHEME FOR MULTIPLE INPUT MULTIPLE OUTPUT SYSTEMS. M. Farooq Sabir, Robert W. Heath and Alan C. Bovik

10GE WAN PHY: Physical Medium Attachment (PMA)

IN A SERIAL-LINK data transmission system, a data clock

Available online at ScienceDirect. Procedia Computer Science 46 (2015 ) Aida S Tharakan a *, Binu K Mathew b

RECOMMENDATION ITU-R BT.1203 *

Toward Convergence of FEC Interleaving Schemes for 400GE

Manual for what? What move a brand? She is moved by TRUST AND VALUES OF PERCEPTION BY YOUR CONSUMERS.

THE USE OF forward error correction (FEC) in optical networks

TV Character Generator

MPEG-2. ISO/IEC (or ITU-T H.262)

An Overview of Video Coding Algorithms

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

AUTO-LIT. vs advertisers. Catalogue of OLUMINESCENT COMMERCIAL PURPOSE.

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

Joint Optimization of Source-Channel Video Coding Using the H.264/AVC encoder and FEC Codes. Digital Signal and Image Processing Lab

Video Redundancy A Best-Effort Solution to Network Data Loss

TODAY, the use of embedded systems in safety-critical

Joint source-channel video coding for H.264 using FEC

HARQ for the AWGN Wire-Tap Channel: A Security Gap Analysis

Image-to-Markup Generation with Coarse-to-Fine Attention

Transcription:

Modified Generalized Integrated Interleaved Codes for Local Erasure Recovery Xinmiao Zhang Dept. of Electrical and Computer Engineering The Ohio State University

Outline Traditional failure recovery schemes for distributed storage system Locally recoverable erasures codes Generalized integrated interleaved (GII) codes for local erasure recovery Modified GII codes achieving locality improvement Comparisons and conclusions

Failure Recovery for Distributed Storage Mobile HPC Cloud Big Data Apps Network fabric A distributed storage system has many storage nodes, and redundancy is needed to tolerate and recover from failures The latency and network traffic overhead of recovering failed data packets or storage nodes largely affect the overall system performance

Conventional Failure Recovery Schemes Triple replication Erasure coded Network Fabric Network Fabric Low repair overhead Very high redundancy k symbols k data disks Encoder n-k parity disks n symbols failures = erasures in coding terminology indices of tt tt erased symbols kk un-erased symbols Decoder ttt recovered symbols An nn, kk code can recover at most tt = nn kk erasures; codes meeting this bound are called maximum distance separable (MDS) codes Traditional erasure codes need kk symbols to recover from any failures; have large repair overheads

Codes with Reduced Network Traffic for Failure Recovery Distributed storage needs coded failure recovery schemes accessing much less than kk symbols (possible if actual erasure number < tt: the erasure correction capability) Lower network traffic Reduced recovery latency Better data availability Minimum storage regenerating codes Array MDS codes Read from a larger number of nodes but fewer symbols from each node Locally recoverable (LRC) erasure codes Access fewer storage nodes More redundancy is added to achieve locality recover codeword codeword recover

Generalized Integrated Interleaved (GII) Codes Parities for individual interleaves c 0 c 1 c 2 c 3 cc 0 cc 1 cc 2 Parities shared by interleaves Nesting matrix GG Correction capability cc 0 cc 1 cc vv 1 cc 0, cc 1,, cc mm 1

Decoding of GII Codes Parities for individual interleaves c 0 c 1 c 2 c 3 cc 0 cc 1 cc 2 Parities shared by interleaves Interleave syndromes Syndrome conversion matrix nested syndromes ll 1, ll 2,, ll bb : indices of interleaves with more than tt 0 erasures (exceptional interleaves) tt syndromes are needed to correct tt erasures Higher-order syndromes for the interleaves are generated from the nested syndromes Syndrome conversion matrix is always invertible Each nested syndrome is generated by utilizing all interleaves Need all the interleaves if any of them has more than tt 0 erasures!

Modified GII Codes Previous GII shared parities Modified GII tt vv tt vv 1 tt vv 2 tt 1 Less powerful nestings involve fewer interleaves Form the syndrome conversion matrix using the bottom rows of GGG as much as possible The selected nestings should have sufficient correction capability The selected nestings should cover every exceptional interleave Consecutive nestings are used to simplify the selection

Invertibility of Syndrome Conversion Matrix The columns of the syndrome conversion matrix correspond to the exceptional interleaves All-zero columns can be avoided, but the syndrome conversion matrix may still have zero entries The syndrome conversion matrix is invertible if the number of interleaves does not exceed the values in the following table for given number of nested codewords (vv) and finite field order

Correction Capability and Locality Comparisons Modified GII codes preserve the same correction capability as the original GII codes for most practical settings Modified GII codes require fewer interleaves to utilize the shared parities when there are fewer extra erasures to correct Have very small implementation overhead compared to the GII codes Achieve good tradeoff on locality and correction capability

Conclusions Modified GII codes substantially improve the locality for erasure correction over prior GII codes Modified GII codes do not bring any correction capability degradation for most practical settings Modified GII codes achieve good tradeoff on the locality and correction capability compared to other LRC codes Further locality improvement can be achieved by multi-layer integrated interleaved codes