Discussion of New Equipment

Similar documents
Digital Electronics Lab #4 February 12, 2008

NORTHWESTERN UNIVERSITY TECHNOLOGICAL INSTITUTE

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

CPE 200L LABORATORY 3: SEQUENTIAL LOGIC CIRCUITS UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND: SR FLIP-FLOP/LATCH

2. Counter Stages or Bits output bits least significant bit (LSB) most significant bit (MSB) 3. Frequency Division 4. Asynchronous Counters

Mission. Lab Project B

Reaction Game Kit MitchElectronics 2019

Today 3/8/11 Lecture 8 Sequential Logic, Clocks, and Displays

UNIT-3: SEQUENTIAL LOGIC CIRCUITS

Registers and Counters

Asynchronous (Ripple) Counters

Experiment 8 Introduction to Latches and Flip-Flops and registers

Sequential Digital Design. Laboratory Manual. Experiment #7. Counters

Counter dan Register

Digital Systems Laboratory 3 Counters & Registers Time 4 hours

Lesson 12. Advanced Digital Integrated Circuits Flip-Flops, Counters, Decoders, Displays

Physics 217A LAB 4 Spring 2016 Shift Registers Tri-State Bus. Part I

Rensselaer Polytechnic Institute Computer Hardware Design ECSE Report. Lab Three Xilinx Richards Controller and Logic Analyzer Laboratory

Chapter 3: Sequential Logic Systems

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

Logic Gates, Timers, Flip-Flops & Counters. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Digital Fundamentals. Lab 5 Latches & Flip-Flops CETT Name: Date:

Other Flip-Flops. Lecture 27 1

Light Emitting Diodes and Digital Circuits I

1. Convert the decimal number to binary, octal, and hexadecimal.

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

Light Emitting Diodes and Digital Circuits I

Computer Systems Architecture

Registers and Counters

Light Emitting Diodes and Digital Circuits I

PHYSICS 5620 LAB 9 Basic Digital Circuits and Flip-Flops

EE 210. LOGIC DESIGN LAB.

1 Hour Sample Test Papers: Sample Test Paper 1. Roll No.

Decade Counters Mod-5 counter: Decade Counter:

Chapter 7 Counters and Registers

Digital Networks and Systems Laboratory 2 Basic Digital Building Blocks Time 4 hours

MODULE 3. Combinational & Sequential logic

Counters

RS flip-flop using NOR gate

CHAPTER 4: Logic Circuits

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Lecture 8: Sequential Logic

Department of Electrical Engineering University of Hail Ha il - Saudi Arabia

Experiment # 4 Counters and Logic Analyzer

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Experiment (6) 2- to 4 Decoder. Figure 8.1 Block Diagram of 2-to-4 Decoder 0 X X

ASYNCHRONOUS COUNTER CIRCUITS

Laboratory 8. Digital Circuits - Counter and LED Display

Introduction to Digital Electronics

Digital Circuits 4: Sequential Circuits

Palestine Technical College. Engineering Professions Department. EEE Digital Logic Fundamentals. Experiment 2.

Laboratory 9 Digital Circuits: Flip Flops, One-Shot, Shift Register, Ripple Counter

CHAPTER 6 COUNTERS & REGISTERS

Chapter 2. Digital Circuits

Digital Electronics Final Project Ideas (2008)

Asynchronous counters

Logic Design. Flip Flops, Registers and Counters

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Theory Lecture Day Topic Practical Day. Week. number systems and their inter-conversion Decimal, Binary. 3rd. 1st. 1st

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Final Project [Tic-Tac-Toe]

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Physics 120 Lab 10 (2018): Flip-flops and Registers

The University of Texas at Dallas Department of Computer Science CS 4141: Digital Systems Lab

IT T35 Digital system desigm y - ii /s - iii

Chapter 4. Logic Design

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Data Sheet. Electronic displays

Physics 323. Experiment # 10 - Digital Circuits

MC9211 Computer Organization

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

WINTER 14 EXAMINATION

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Lab 17: Building a 4-Digit 7-Segment LED Decoder

Combinational Logic Design

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

RS flip-flop using NOR gate

Module -5 Sequential Logic Design

Copyright 2011 by Enoch Hwang, Ph.D. and Global Specialties. All rights reserved. Printed in Taiwan.

PHYS 3322 Modern Laboratory Methods I Digital Devices

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

SEMESTER ONE EXAMINATIONS 2002

Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Logic. Andrew Mark Allen March 4, 2012

EXPERIMENT 13 ITERATIVE CIRCUITS

LATCHES & FLIP-FLOP. Chapter 7

Note 5. Digital Electronic Devices

Name: Date: Suggested Reading Chapter 7, Digital Systems, Principals and Applications; Tocci

WINTER 15 EXAMINATION Model Answer

Electrical and Telecommunications Engineering Technology_TCET3122/TC520. NEW YORK CITY COLLEGE OF TECHNOLOGY The City University of New York

TRAINING KITS ON DIGITAL ELECTRONIC EXPERIMENTS. Verify Truth table for TTL IC s AND, NOT, & NAND GATES

Vignana Bharathi Institute of Technology UNIT 4 DLD

Chapter 6 Registers and Counters

Unit 11. Latches and Flip-Flops

Spring 2011 Microprocessors B Course Project (30% of your course Grade)

Transcription:

Mission Overview Your mission is to help develop a Load Before Launch Sequencer (LBLS) for the USS Harry S. Truman (CVN-75). The purpose of the LBLS is to alert the Yellow Shirts (the people who flag the planes on and off of the ship) as to how many planes are in the launch queue. The LBLS system monitors the number of planes in the queue by counting them as they roll over a sensor in the deck. Your job is to build a system that does the following: Count the number of jets in the launch queue (which can range from 0 to 7). Use momentary as the deck sensor. Each time this switch is thrown, a new jet is either added (brought up from the hangar deck) or subtracted (launched from a catapult) from the launch queue, depending in the current mode. This switch should be LOW when it is not in use (i.e., in a column labeled 0). SPDT will be the mode control. It is used to indicate whether the next jet should be added or subtracted. When this switch is low, the next jet should be added. When it is high, the next jet should be subtracted. The queue should not change when this switch changes; the queue only changes when a momentary switch is used. The number of jets in the queue will be indicated using a 7-segment decimal display. Three LEDs will be used to indicate the queue status: Status light L1 is on only when the queue is empty ( = 0). Status light L2 is on only when the queue has 1, 2, 3, 4, 5, or 6 planes in it (=1, 2, 3, 4, 5, or 6). Status light L3 is on only when the queue is full (=7). If = 7, the system should remain at = 7 if the user attempts to add another plane. If = 0, the system should remain at = 0 if the user attempts to subtract a plane. switch #1 should be used to reset the queue (to = 0) in case all the planes fall off the ship due to a big wave. I/O Summary: The final system should have: 3 LEDs ueue status indicators one 7-segment display ueue quantity indicator one SPDT switch Add/subtract mode setting two momentary switches One to add or subtract, and one to clear Equipment: Two 74112 chips ( flipflops) One 7-Segment display/decoder combination package One 7400 NAND chip, one 7402 NOR chip, two 7408 AND chips, one 7432 OR chip, one 74151 MUX chip, and one 7404 inverter chip. Page 1 of 3

Discussion of New Equipment 7-Segment Displays So far, our only output device has been the single element LED (Light Emitting Diodes). In our pre-made black project boxes, the LEDs are already fixed up with other elements for us, so that they light if you give them 5 volts, and don t light otherwise. This week, we are using a more sophisticated output device: the 7-segment display. These are really a combination of 7 simple LEDs, each in the shape of a long bar. The 7 are grouped in a funny way; they look like this: We ve all seen these used before. Depending on which of the 7 segments are turned on or off, they can look like a digital number. As you can see, some of the 7 segments are used more often than others. For these 10 digits, the top LED is used in 8 of them, but the lower left one is used in only 4 of them. Figuring out a logic circuit to attach to each LED is a little tedious. Fortunately, many 7-segment displays (including the ones we ll use today) are provided with a special chip, called a decoder, already attached. This decoder takes in four inputs that represent a binary number, and figures out which of the 7 outputs need to active to get the LEDs to light up correctly. This group of 7 LEDs can visually represent a digital number from 0 10 to 9 10 ; in binary, that s 0000 2 to 1001 2. As you can see from the "1001 2 ", we ll need 4 bits to represent the input to the decoder. The decoder chip we re using today is the 7447 chip. For your convenience, we have already connected the 7447 decoders to the 7-segment LEDs, along with some resistors and such. So, you ll learn how to use the display and its decoder as a single unit (see next page). For this week's project, we will always keep the LT, RBI, and BI/RBO inputs high. The 4 bit input is represented by wires DCBA, with D being the MSB, and A being the LSB. However, we only want to count from 0 to 7 today. Since the BCD ranges from 000 to 111, we only need to control 3 of the 4 wires to our 7-segment display; D will always be held low. Flip Flops and Simple Memory If we are going to count airplanes, then we need some way to remember things: we need memory. The simplest memory unit available is called a "Flip-Flop". A single Flip-Flop can have a variety of uses; one such use is as a one-bit memory. There are many kinds of flip-flops; today, we will be using Flip Flops. This particular chip, the 74112, actually has two FF units on board (just as many of our chips have 4 logic gates on board). Page 2 of 3

A single FF has 5 inputs, and 2 outputs. Here is the schematic, and the detailed chip layout: Here is how it works: 1. If Preset = 0, then is set to 1. 2. If Clear = 0, then is set to 0. 3. If = = 0, it s a disaster. The chip tries to do both rule 1 and rule 2 at the same time, and neither one wins. Don t let this happen. 4. During normal operation, = = 1. If this is true, then nothing happens to unless changes from 1 to 0. Symbolically, this is written as =. When this change happens, then might change, depending on the values of and at the time changes: a. If = = 0, then is unchanged. b. If = 1, and =0, then is set to 1. c. If = 0, and =1, then is set to 0. d. If = = 1, then toggles to the opposite of whatever it was before. If was high before changed, then becomes low. If was low, then it becomes high. This mode is the one we ll always use today. Since we need a 3-bit number to count our jets, we ll need three FF s today (one for each bit). Also, we ll always keep the set to high for this entire project. Note: The text mentions counters on p. 146, but unfortunately that circuit is much more complicated than it needs to be, due to using D flip flops instead of flip flops. Procedure for This Week: You will be graded in stages. You may not proceed to the next stage until the instructor has checked your work on an earlier stage. Part 1 [10 points]: Using only the 74112 chips and the 7 segment display, build a ripple counter circuit that can add one jet at a time, or clear them all (but not subtract any). Ripple counters are not mentioned in our textbook. The Add switch should be LOW when it is not being used. Part 2 [5 points]: Build the 3-LED status panel display using the NAND and NOR chips. Part 3 [3 points]: Modify the circuit to allow subtraction of jets, using the SPDT switch as your mode control, plus two OR gates, 6 AND gates, and an inverter. This requires converting to a synchronous counter. There will be class discussion about this. Part 4 [2 points]: Use the MUX and one more AND gate to prevent the circuit from adding when = 7 or from subtracting when = 0. The three select inputs to the MUX will be L1, L3, and the mode switch. Page 3 of 3

Worksheet Dr. Pogo Name: You MAY NOT write on this sheet in pen! Part 1: Your count-up circuit (requires only wires, grounds, and Vcc s): switch #1 clear all add a jet A B C 7 segment decoder & display D C B A Part 2: Your status panel (uses 4 NAND gates and 4 NOR gates): A L1 B L2 C L3 Part 3 & 4: Your final circuit (do not redraw the above status panel): SPDT mode L 1 L 3 C B A Strobe 74151 MUX D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 switch #1 clear all count 7 segment decoder & display D C B A