JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers. User s Guide REV 1.0. Many ideas one solution

Similar documents
CoLinkEx JTAG/SWD adapter USER MANUAL

Embest Emlink for ARM Cortex-M3. User Manual

MSP430 JTAG / BSL connectors

SignalTap Plus System Analyzer

JTAG ICE... User Guide

Alice EduPad Board. User s Guide Version /11/2017

Memec Spartan-II LC User s Guide

Part 2 -- A digital thermometer or talk I2C to your atmel microcontroller

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

MSP430-HG2231 development board Users Manual

Tools to Debug Dead Boards

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

MSP430-H2618 development board Users Manual

Evaluation Board for CS4954/55

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

USER'S MANUAL. Getting started with ALEXAN ATMEL AT89C2051/AT89C4051 Training Module - 1

Comparing JTAG, SPI, and I2C

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

Embedded System Training Module ABLab Solutions

How To Build Megavolt s Small Buffered JTAG v1.2

Image generator. Hardware Specification

Universal ByteBlaster

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

DX-10 tm Digital Interface User s Guide

Arduino Hacking Village THOTCON 0x9

3. Configuration and Testing

XDS560R JTAG Emulator Technical Reference

ARM JTAG Interface Specifications

ATA8520D Production and EOL Testing. Features. Description ATAN0136 APPLICATION NOTE

LED Array Board.

XTAL Bank DDS Version 0.02 Sept Preliminary, highly likely to contain numerous errors

Alice EduPad for Tiva or MSP432 TI ARM Launchpad. User s Guide Version /23/2017

of Boundary Scan techniques.

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Enhancing the TMS320C6713 DSK for DSP Education

The Serial Port is Dead! Long Live the Serial Port! USB Serial Port Breadboard Experiments with the FTDI FT232R

AN1775 APPLICATION NOTE

IS01BFRGB LCD SmartDisplay from NKK Switches Simple implementation featuring the ATmega88PA from Atmel Complete software solution

Prototyping & Engineering Electronics Kits Magic Mandala Kit Guide

M89 FAMILY In-System Programmable (ISP) Multiple-Memory and Logic FLASH+PSD Systems for MCUs

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

PART. Maxim Integrated Products 1

LD-V4300D DUAL STANDARD PLAYER. Industrial LaserDisc TM Player

Configuring FLASHlogic Devices

Remote Diagnostics and Upgrades

Document Part Number: Copyright 2010, Corelis Inc.

Cable guide. for. High Performance Controllers and TeleControllers. Cable types and wiring guidelines

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

Using the XC9500/XL/XV JTAG Boundary Scan Interface

Spider. datasheet V 1.0. Communication and fault injection of embedded chips. rev 1

Debugging IDT S-RIO Gen2 Switches Using RapidFET JTAG

XDS510USB PLUS JTAG Emulator Technical Reference

Hardware Guide BrightSign, LLC Version:.1 Los Gatos, CA, USA. MODELS: XD Product Line

DMC550 Technical Reference

@DonAndrewBailey

Digi Connect SP and TM. Digi Connect Wi SP Hardware Reference _E

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

Kramer Electronics, Ltd. USER MANUAL. Model: FC Analog Video to SDI Converter

the Boundary Scan perspective

uresearch GRAVITECH.US GRAVITECH GROUP Copyright 2007 MicroResearch GRAVITECH GROUP

JTAG-SMT1 Programming Module for Xilinx FPGAs. Overview. 23 mm. 21.5mm. Revised November 21, 2017 This manual applies to the JTAG-SMT1 rev.

Saving time & money with JTAG

APPLICATION NOTE. Atmel AVR32850: ATSAM4L-EK User Guide. Atmel SAM4L. Features. Introduction

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

SingMai Electronics SM06. Advanced Composite Video Interface: DVI/HD-SDI to acvi converter module. User Manual. Revision th December 2016

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

ST-LINK/V2 in-circuit debugger/programmer for STM8 and STM32

JTAG Test Controller

Fixed Audio Output for the K2 Don Wilhelm (W3FPR) & Tom Hammond (NØSS) v August 2009

Using the XSV Board Xchecker Interface

OEM Version. 1.0 INTRODUCTION Retail Version: Includes reader, USB cable and five peel & stick RFID tags

Design, Development and Fabrication of Impact Load Testing Machine For COT

BTW03 DESIGN CONSIDERATIONS IN USING AS A BACKPLANE TEST BUS International Test Conference. Pete Collins

High Speed Async to Sync Interface Converter

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

VIDEO ALARM VERIFICATION UNIT VIVER

Owner s Manual. multiswitch Firmware-Version 1.06 OS- Version 1.02

Using an IEEE Test Bus for Fault Diagnosis of Analog Parts of Electronic Embedded Systems. Zbigniew Czaja 1, Bogdan Bartosinski 2

7 Nov 2017 Testing and programming PCBA s

MMB Networks EM357 ZigBee Module

Ethernet to VGA over IP Converter

Aegis Electronic Group

AES Channel Digital/Analog Audio Switcher/DA/Digital to Analog Converter

Lattice Embedded Vision Development Kit User Guide

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

User Manual. Product Link:

SUBSYSTEMS FOR DATA ACQUISITION #39. Analog-to-Digital Converter (ADC) Function Card

University Program Design Laboratory Package

VGA, Audio & RS-232 Serial with IR Pass-Thru over Single CAT5 /RJ45 Extender Kit

University Program Design Laboratory Package

Instruction manual Universal Fieldbus-Gateway UNIGATE IC - RS

Testing Sequential Logic. CPE/EE 428/528 VLSI Design II Intro to Testing (Part 2) Testing Sequential Logic (cont d) Testing Sequential Logic (cont d)

PC BOARD MOUNT DISPLAYS

TL7050 Dual 3G/HD-SDI + DVI(HDMI) Output Video Transceiver. TL Features. Block Diagram TL7050. Dual 3G-SDI + DVI(HDMI) Output

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

ET-YFB100G S P E C F I L E. Digital Interface Box. As of December Specifications and appearance are subject to change without notice.

Configuration Vestas VMP3500

Kramer Electronics, Ltd. USER MANUAL. Model: VS x 1 Sequential Video Audio Switcher

O P E R A T I O N M A N U A L. RF-Reader. Stand-alone-Reader Leser 2plus with RS-232 interface

Signal Conditioners. Highlights. Battery powered. Line powered. Multi-purpose. Modular-style. Multi-channel. Charge & impedance converters

Transcription:

JTAGcable II In Circuit Emulator for Atmel AVR microcontrollers REV 1.0 User s Guide Evalu ation Board s for 51, AVR, ST, PIC microcontrollers Sta- rter Kits Embedded Web Serve rs Prototyping Boards Minimodules for microcontrollers, etherdesigning Evaluation Boards net controllers, RFID High Spe- ed In System programmers for AVR, PIC, ST microcontrollers Microprocesor systems, PCB for 51, AVR, ST, PIC microcontrollers Starter Kits Embedded Web Servers Prototyping Boards mi- nimodules for microcontrollers, ethernet controllers, RFID High Speed In Systems programmerocontrollers Starter Kits rs for AVR, PIC, ST microcontrlollers Microprocesor systems, PCB designing Evaluation Boards for `51, AVR, ST, PIC mic- Embe- dded Web Serwers Prototyping Boards Minimodules for microcontrollercontrollers, ethernet controllers, High Speed In System program- mers for AVR, PIC, ST microco- Microprocesor R Many ideas one solution Systems, PCB Designing Evaluation Boards

Introduction Thank you for buying our JTAGcable II emulator. We hope that the great power it offers will allow you to appreciate fully the virtues of debugging and programming in the system provided by Atmel microcontrollers. JTAGcable II constitutes a tool for programming, real-time emulation in the target circuit and debugging of processors of the AVR family of Atmel microprocessors equipped with a JTAG interface. It is fully compatible with the original AVR JTAG ICE from Atmel. It forms, together with AVRStudio software, an up-to-date and professional environment for the start-up of programs written both in low-level (Assembler) and high-level (C) languages. JTAG is a four-wire interface permitting takeover of control of the processor s core and its internal peripherals. The possibilities offered by this interface are, among others, stepped operation, operation at full speed, circuit and software traps, monitoring and modification of register contents and data memories. Moreover, functions offered by ISP programmers are available, such as: programming and readout of Flash memories, EEPROM, fuse-and-lock bits. JTAGcable II can co-operate with microcontrollers supplied with voltages from 1.8 to 6 V. Such a broad range of supply voltages was achieved through buffering of signals on the JTAG line, additionally enhancing the immunity of the circuit to interference. The set is provided with AVRStudio software from Atmel, working in the Windows system. A detailed operating instruction of the emulator and of the AVRStudio program can be found at the website of Atmel: http://www.atmel.com Let us wish you nothing but success and a lot of satisfaction in designing and putting new microprocessor devices to work. Features Compatible with AVR JTAG ICE Co-operates with Atmel AVRStudio software Allows emulation and programming in AVR microprocessor systems equipped with a JTAG interface Allows debugging of a code written both in Assembler- and C-language Connected to the USB port Supports software up-dating from the AVRStudio level Operates with target voltages in the range of 1.8 6 V Buffering of the JTAG bus, allowing proper operation with systems powered from a broad range of supply voltages and enhancing immunity to external interference Standard 10-pin connector to the target circuit in the Atmel standard Operation of the emulator signalled by three built-in LED indicators No need for external power supply, power is taken from USB port The programmer can supply power to target circuit Small dimensions 2

Supported devices Below is a list of devices supported by the emulator. As new devices appear, the list is going to be modified. The current list is always available in the AVRStudio program. ATmega128, ATmega128L, AT90CAN128 ATmega64, ATmega64L ATmega32, ATmega32L ATmega323, ATmega323L ATmega16, ATmega16L ATmega162, ATmega162L, ATmega162V ATmega165, ATmega165V ATmega169, ATmega169L, ATmega169V Description of the emulator USB Data Com LED Target power LED Power LED Jumper JTAG USB - USB mini B connector for connection with the PC Power LED - Signalling the application of supply voltage to emulator Target Power LED - Signalling the application of supply voltage to the target device Data Com LED - Signalling communication with the target device Jumper - Jumper closed when supplying target from emulator JTAG - 10-pin JTAG connector to the target device Emulator JTAG connector DESCRIPTION OF TERMINALS TCK Test Clock clock signal for the target circuit TDO Test Data Output data signal for the target circuit Test Mode Select switching signal for the target TMS circuit Power supply from target circuit TDI Vref Test Data Input data signal from the target circuit Line signalling the presence of supply voltage in the target circuit NSRST Reset input/output of target circuit NTRST Not used Programmer ground 3

The JTAG connector is compatible with the 10-pin standard from Atmel. Connection with the target circuit The connection to the target circuit should be realized through the attached 10-lead ribbon cable, terminated with standard IDC plugs with 2.54 mm raster. In case of using another cable it should be kept in mind that it should not be longer than 30 cm (~12 inches). The target device should be equipped with a JTAG connector with lead-out identical to that of the emulator JTAG connector. We connect the JTAG bus lines with their corresponding JTAG bus lines of the microcontroller as shown in the figure below. Vref NSRST NTRST J1 2 4 6 8 10 JTAG 1 3 5 7 9 TCK TDO TMS TDI R1 10k 61 60 59 58 57 56 55 54 62 63 64 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 1 20 19 18 PF0 (ADC0) PF1 (ADC1) PF2 (ADC2) PF3 (ADC3) PF4 (ADC4 / TCK) PF5 (ADC5 / TMS) PF6 (ADC6 / TDO) PF7 (ADC7 / TDI) AREF A A PE0 (PDI / RXD0) PE1 (PDO / TXD0) PE2 (AC+ / XCK0) PE3 (AC- / OC3A) PE4 (INT4 / OC3B) PE5 (INT5 / OC3C) PE6 (INT6 / T3) PE7 (INT7 / IC3) (AD0) PA0 (AD1) PA1 (AD2) PA2 (AD3) PA3 (AD4) PA4 (AD5) PA5 (AD6) PA6 (AD7) PA7 (ALE) PG2 (A8) PC0 (A9) PC1 (A10) PC2 (A11) PC3 (A12) PC4 (A13) PC5 (A14) PC6 (A15) PC7 (RD) PG1 (WR) PG0 PB0 ( SS ) (INT0 / SCL) PDO PB1 (SCK) (INT1 / SDA) PD1 PB2 (MOSI) (INT2 / RXD1) PD2 PB3 (MISO) (INT3 / TXD1) PD3 PB4 (OC0) (IC1) PD4 PB5 (OC1A) (XCK1) PD5 PB6 (OC1B) (T1) PD6 PB7 (OC2 / OC1C) (T2) PD7 PEN RESET PG4 (TOSC1) PG3 (TOSC2) 52 21 U1 ATMEGA128 XTAL2 XTAL1 51 50 49 48 47 46 45 44 43 35 36 37 38 39 40 41 42 34 33 25 26 27 28 29 30 31 32 23 24 22 53 Connection with the ATmega128 microcontroller It is necessary to make a suitable adapter, when connecting the JTAGcable II emulator to a target device having a JTAG connector in another standard. Level converter of JTAG signals In order to assure proper operation of the emulator when the supply voltages of the target circuit differ from the emulator s supply voltage, level converters of JTAG signals come into use. The conversion circuits have been designed for operation with a target circuit supplied from a voltage between 1.8 and 6 V. The JTAGcable II can be supplied from an external source or directly from the target circuit. In the last case, the supply voltage should have a value between 4.5 and 5.5 V. Signals between the programmer and the target circuit can be divided into three groups: input signals (TDO), output (TCK, TMS, TDI) and input/output (NSRST). Besides regenerating JTAG bus 4

signals, the signal level converter buffers limit the input and output currents. Buffering has been applied on all signal lines of the emulator. The implementation of a signal level converter for output lines has been shown in the figure below. From uc 1 2 33R To Target ZENER ISP HEADER Voltage level converter (outputs) The implementation of a signal level converter in the input line of the MISO programmer is shown below. From Target 33R 10k 1 2 o uc ISP HEADER ZENER Voltage level converter (input) The implementation of a bi-directional level converter is a combination of solutions shown above. Supplying the emulator Emulator is powered form USB bus and do not need external power supply. Additionally, after closing jumper, power to the target circuit can be supplied. In this case you should remember that accordingly to the USB bus standard, supplied voltage can be between 4.3 and 5.25V. Current drawn by the target circuit shouldn t exceed 100mA. Technical data Dimensions : 55 x 53 x 16 mm Weight : about 0.1 kg Connection to the PC : Serial port 9-pin SUB, female Transmission speed : max. 115200 bps Programming cable : length 30 cm JTAG clock frequency : max. 250 khz Target circuit supply voltage : 1.8 6.0 V Power for the target circuit : 4.5 5.5 V s max. 50 ma Supply current form USB : max. 50 ma 5

Contents of delivery package JTAGcable II emulator Cable terminated with IDC 10 plugs for connection of the emulator with the target circuit USB cable for connection of the emulator with a PC CD with documentation and software Technical assistance In order to obtain technical assistance, please contact support@propox.com Please provide the following data: Clock frequency and type of processor in the PC Version of the operating system Processor type (complete number of the device) and oscillator s frequency Detailed description of the problem 6