XJTAG. Boundary Scan Tool. diagnosys.com

Similar documents
XJTAG DFT Assistant for

XJTAG DFT Assistant for

XJTAG DFT Assistant for

XJTAG DFT Assistant for

Saving time & money with JTAG

of Boundary Scan techniques.

Tools to Debug Dead Boards

A Briefing on IEEE Standard Test Access Port And Boundary-Scan Architecture ( AKA JTAG )

18 Nov 2015 Testing and Programming PCBA s. 1 JTAG Technologies

16 Dec Testing and Programming PCBA s. 1 JTAG Technologies

Ilmenau, 9 Dec 2016 Testing and programming PCBA s. 1 JTAG Technologies

ontap BOUNDARY SCAN SOFTWARE PRODUCT FEATURES AND SCREEN TOUR FLYNN SYSTEMS CORP.

Using the XC9500/XL/XV JTAG Boundary Scan Interface

7 Nov 2017 Testing and programming PCBA s

Solutions to Embedded System Design Challenges Part II

Simulation Mismatches Can Foul Up Test-Pattern Verification

the Boundary Scan perspective

Logic Analysis Basics

Logic Analysis Basics

Avoiding False Pass or False Fail

3. Configuration and Testing

Using SignalTap II in the Quartus II Software

Scan. This is a sample of the first 15 pages of the Scan chapter.

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

LMH0340/LMH0341 SerDes EVK User Guide

Concurrent Programming through the JTAG Interface for MAX Devices

SignalTap Plus System Analyzer

DMC550 Technical Reference

How to overcome/avoid High Frequency Effects on Debug Interfaces Trace Port Design Guidelines

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

VERWER TRAINING AND CONSULTANCY LTD Supporting the PROFIBUS Group UK & PROFIBUS International

SWITCH: Microcontroller Touch-switch Design & Test (Part 2)

EEM Digital Systems II

UNIT IV CMOS TESTING. EC2354_Unit IV 1

TRIMBLE GPS / 10MHz REFERENCE MONITOR DISPLAY V January 2015

Integrated Circuit for Musical Instrument Tuners

STB Front Panel User s Guide

SXGA096 DESIGN REFERENCE BOARD

Introduction to JTAG / boundary scan-based testing for 3D integrated systems. (C) GOEPEL Electronics -

FPGA Design. Part I - Hardware Components. Thomas Lenzi

Comparing JTAG, SPI, and I2C

R5 RIC Quickstart R5 RIC. R5 RIC Quickstart. Saab TransponderTech AB. Appendices. Project designation. Document title. Page 1 (25)

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

Micrel, Inc All rights reserved

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Embedded Master Module

Keysight Technologies x1149 Boundary Scan Analyzer. Technical Overview

Peak Atlas IT. RJ45 Network Cable Analyser Model UTP05. Designed and manufactured with pride in the UK. User Guide

Connecting To and Programming the LPC2148 Blue Board. Method 1 ISP (In-System Programming) w/ Flash Magic

CoLinkEx JTAG/SWD adapter USER MANUAL

Kramer Electronics, Ltd. USER MANUAL. Models: VS-162AV, 16x16 Audio-Video Matrix Switcher VS-162AVRCA, 16x16 Audio-Video Matrix Switcher

(Cat. No IJ, -IK)

Testability: Lecture 23 Design for Testability (DFT) Slide 1 of 43

Booya16 SDR Datasheet

Digital audio is superior to its analog audio counterpart in a number of ways:

Overview of BDM nc. The IEEE JTAG specification is also recommended reading for those unfamiliar with JTAG. 1.2 Overview of BDM Before the intr

Memec Spartan-II LC User s Guide

BOARD TEST The powerful combination of flying probe test and JTAG test speeds up testing

TransitHound Cellphone Detector User Manual Version 1.3

Virtex-II Pro and VxWorks for Embedded Solutions. Systems Engineering Group

Unit V Design for Testability

Lecture 17: Introduction to Design For Testability (DFT) & Manufacturing Test

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

Testing Digital Systems II

COE758 Xilinx ISE 9.2 Tutorial 2. Integrating ChipScope Pro into a project

Analog Dual-Standard Waveform Monitor

NanoCom ADS-B. Datasheet An ADS-B receiver for space applications

Product Update. JTAG Issues and the Use of RT54SX Devices

ivw-ud322 / ivw-ud322f

CHAPTER 3 EXPERIMENTAL SETUP

AD9884A Evaluation Kit Documentation

DAC20. 4 Channel Analog Audio Output Synapse Add-On Card

Digital Integrated Circuits Lecture 19: Design for Testability

ENGR 1000, Introduction to Engineering Design

In-System Programmability Guidelines

ADS Basic Automation solutions for the lighting industry

MS2540 Current Loop Receiver with RS485 Communication

Using on-chip Test Pattern Compression for Full Scan SoC Designs


DM1624, DM1612, DM812

Programmable Logic Design I

APPLICATION NOTE 4312 Getting Started with DeepCover Secure Microcontroller (MAXQ1850) EV KIT and the CrossWorks Compiler for the MAXQ30

Press Publications CMC-99 CMC-141

BASCOM-TV. TV Code Features: ICs supported: BASCOM versions:

Lecture 23 Design for Testability (DFT): Full-Scan

EXOSTIV TM. Frédéric Leens, CEO

Sharif University of Technology. SoC: Introduction

Remote Diagnostics and Upgrades

Telephony Training Systems

Fieldbus Testing with Online Physical Layer Diagnostics

Based on slides/material by. Topic 14. Testing. Testing. Logic Verification. Recommended Reading:

Section 24. Programming and Diagnostics

RadarView. Primary Radar Visualisation Software for Windows. cambridgepixel.com

A Step-by-Step Guide to the CableEye Software

At-speed testing made easy

Ensemble QLAB. Stand-Alone, 1-4 Axes Piezo Motion Controller. Control 1 to 4 axes of piezo nanopositioning stages in open- or closed-loop operation

TMS320C6000: Board Design for JTAG

G4500. Portable Power Quality Analyser. Energy Efficiency through power quality

ENGR 1000, Introduction to Engineering Design

ivw-fd133 Video Wall Controller MODEL: ivw-fd133 Video Wall Controller Supports 3 x 3 and 2 x 2 Video Wall Array User Manual Page i Rev. 1.

Transcription:

XJTAG Boundary Scan Tool diagnosys.com

XJLink Overview The XJLink is a small, portable, USB 2.0 to JTAG adapter that provides a high speed interface (480Mbps) to the JTAG chain. The small, lightweight design means the XJLink can easily be moved to the Unit Under Test (UUT), while a number of advanced features make it easy to connect to a wide range of circuit boards. Key Benefits Small, lightweight, portable design: ideal for lab and field work Self-contained licence allowing you to use the XJTAG system on multiple machines Re-configurable unit for multiple UUTs saving costs Your test system where you want it The XJLink contains the license for your XJTAG system. This allows you to easily move your licenses around on and off site to give you maximum flexibility. This also means you aren t tied to one machine to do your XJTAG testing. Light & portable The XJLink can work with a laptop PC with a USB port and can supply power to low-power target systems, so testing can be done even without a source of mains power. This is especially useful if testing has to be done in the field or in a very busy lab. Configurable JTAG interface Only a simple cable assembly is required to connect to your target board no extra adapters needed. The 20-way connector on the XJLink is configurable from your test system. The ability to change the pinmap for the JTAG signals simplifies the process of connecting your XJTAG test system to the Unit Under Test. Features High speed USB 2.0 interface, backwards compatible with USB 1.0 & 1.1 USB bus-powered (no external PSU) TCK clock frequencies up to 50MHz Adjustable JTAG signal termination Automatic signal skew control Handles different cable and board configurations Can supply power to the target board (3.3V, <100mA) JTAG signals are +5V tolerant. Spare signals on JTAG connector can be used to control other items e.g. hold a board in reset / turn on a PSU Advanced connectivity The XJLink has variable signal termination, so it can handle boards both with and without signal termination. The advanced auto-skew control enables you to get the maximum frequency out of your JTAG chain and cable.

XJAnalyser Overview XJAnalyser is a visual analysis and debugging tool for devices in your JTAG chain. It provides instant chain verification as part of the simple 3-step set-up, and then gives you an interactive graphical view of the pins on your JTAG devices. You can group pins into busses for easier control, and quickly generate toggling signals to trace connections around your board useful when verifying shorts or opens. XJAnalyser also supports the STAPL/JAM and SVF standards for programming JTAG devices in-system. Key Benefits Allows you to increase yields by setting pin values and tracing signals you can quickly debug your boards, even under BGAs You can reduce time to market by shortening the window from prototype to manufacture Save your budget by removing the need to have multiple download tools for programming devices Graphical circuit debugging When tracing a net around your board with an oscilloscope, set a pin on the net to toggle and capture the signal at different points. If you slip to another pin, you will instantly know that you are no longer tracing the signal of interest. Quickly locate signals you are sending to a device. By monitoring pins with changing values you can, for instance, press a button and quickly locate and display the pin/ball it is connected to, even if there are many thousands of pins/balls on the devices in your chain. JTAG chain interaction The intuitive graphical interface allows rapid interaction with the devices in the JTAG chain without programming or booting any devices on your board. Monitor the states of all the I/O pins in real-time and graphically set pins to output high, low or toggle as required. Simplify low-level access to any devices connected to a JTAG device by grouping pins together into buses (e.g. Data or Address ) and setting values using convenient units (Hex, Binary, Decimal). Avoid damaging your board XJAnalyser generates a warning if you attempt to drive any pin to a state that would put it in conflict with a value being driven to that net from a different source. Graphical view of chain Pin list See the section of the chain of interest. For devices with large numbers of pins/balls, the information can become overwhelming. XJAnalyser solves this problem by enabling you to zoom in on just the balls or pins that you are interested in. You can also display multiple views of the JTAG chain, showing different areas of interest. Flexible control Control the devices in your JTAG chain the way you want to. XJAnalyser offers three methods for controlling pins: directly through the graphic display, or by using the pin list or pin watch. The pin watch also allows you to group pins into busses; you can then write a value to a complete bus all at once. Watch window

XJAnalyser Three-click wizard XJAnalyser has a fast, simple setup wizard, to let you start testing and debugging your board straight away. All you have to do is select a JTAG header and a library containing appropriate BSDL files and you can start working with XJAnalyser. Even if you don t have a BSDL file, XJAnalyser will still work with the other devices. CPLD programming You can run STAPL /JAM and SVF files within XJAnalyser. These files are typically used to program devices such as CPLDs and FPGAs. Even if these files were created for a JTAG chain containing just a single device, XJAnalyser can run them on chains containing more devices. Features Plug and play Able to test BGAs and fine-pitch devices Only BSDL files required to get the board up and running Set up pin states e.g. low, high, toggling Trace shorts, opens and other signals Easy low-level access to device pins/busses Clear display of the pins/balls with variable zoom levels and split screen Quickly find and monitor changing pins Program devices with SVF and STAPL files Real-time interaction XJTAG gives you more All of the features above are included when you buy XJAnalyser. The price you pay also includes: XJLink the USB 2.0 to JTAG adapter required to connect your PC to the circuit under test Floating licence held within the XJLink, so you can install the software on a number of machines Demonstration hardware Zoomed out view Zoomed in view Full tutorial opinion Jonathan Healy Design Engineer TTPCom XJTAG has exceeded our expectations. Its unparalleled speed, accuracy and ease-of-use have enabled us to shave days, if not weeks, off the development phase of our wireless reference platforms - important factors in the mobile phone industry where time-to-market is so critical. It's important that we get these complex development boards up and running quickly and verify that each one is built according to the schematics as they are used extensively across the business and cost many thousands of dollars.

XJEase Overview XJEase is a high-level programming language that provides you with all of the functionality, flexibility and control you require to create a complete JTAG test solution. Check your board for shorts and opens using the built-in interconnect test and information taken straight from your netlist. Program JTAG devices (e.g. CPLDs, FPGAs) and non-jtag devices (e.g. Flash). Run advanced tests on non-jtag devices. Optimise your test coverage before PCB layout. Key Benefits Reduce your time spent debugging boards due to high precision fault isolation Improve your time to market and reduce project risk by early design verification Reduce your test development time by reusing tests from prototype/design in manufacturing and field support Ongoing time savings by test reuse across projects XJDeveloper Testing non-jtag devices XJDeveloper is a graphical application that enables you to generate the XJEase description of the circuit you want to test. The simple drag-and-drop interface allows you to set up your JTAG chain and categorise all of the non-jtag devices in your circuit quickly and easily, while the built-in netlist explorer provides a simple interface for you to view the connectivity between devices. It s easy in XJEase to use devices in your JTAG chain to check the connections of non-jtag devices. For example, by writing test values to a memory chip and reading them back, you can verify that the data and address lines are free from shorts and opens. You can also run more advanced tests, such as sending and receiving Ethernet packets without booting the processor. Setup your project with XJDeveloper Rapid Test Development The tests for a non-jtag device are written for the device itself, regardless of the rest of your circuit. This allows you to reuse the tests whenever that device is designed into any future circuit, saving you time and money. You also have all the advantages you would expect from a high-level programming language variables, loops, conditional execution and function calls and much more. You can interact with your board in real time, not just set and check values. Testing JTAG devices XJEase uses information from your netlist and Boundary Scan Description Language (BSDL) files to test the connections around the JTAG devices on the board you want to test. BSDL files are generally available for free on component manufacturers websites. With XJEase, you have complete control over the tests and how they are run. XJEase has been designed to make accessing the hardware simple just describe which pins on your non-jtag device should be driven and which ones should be read. You don t need to know about JTAG instructions, or to work out which JTAG device has to drive the pins on the non-jtag device. Free Library You can download a large number of XJEase device files for testing non-jtag devices from. Even if you have never used XJTAG before, it is possible to create a fully functioning test system with no extra programming. If you can t find a file for your exact device, you can download the file for a similar device and make a few changes to adapt it to yours. We also offer a consultancy service to design tests to your exact requirements.

XJEase Interconnect test XJEase has a built-in interconnect test for all of the pins on your JTAG devices. Depending on what access is available with boundary scan, the interconnect test will check for a range of shorts and open circuits, including shorts to power and ground, resistive shorts and shorts via an inverter. Pull-up and pull-down resistor checking is also part of the automatic tests. If your board has minimal cross-talk, you can also add in more advanced testing for remote short circuits. +3.3v Having detected an error, the interconnect test will run further tests, adapting to the state of your board, to pinpoint the location of the error. Many of our clients have found faults on boards previously thought to be fault-free. Flash programming Stuck at 1 OK Short Short Resistive short Resistive short Open Stuck at 0 Find a wide range of faults using XJEase interconnect test The XJTAG website has a range of Flash device files for you to download, which include functions to program the Flash with any image. These files simply use the programming algorithms from the device datasheets, as for any other non-jtag device test in XJEase. There s no need to list the connections between the Flash and your JTAG devices XJEase uses your netlist to work this out automatically. The underlying XJEase system then generates the required vectors to program your Flash. Test coverage analysis As soon as you have a basic circuit design, you can check how much of the board is covered by your XJEase test system. You can see where to add extra connections to improve the coverage. This test coverage is automatically calculated from the combination of the XJEase interconnect test and the additional testing of non-jtag devices. XJTAG has produced a Design For Test (DFT) document as a reference guide, covering many of the issues involved in using the full potential of XJEase. CPLD/ FPGA programming Many JTAG devices, such as CPLDs and FPGAs, can be programmed directly using STAPL / JAM or SVF files generated from tools of the device manufacturer. This programming can be done as a standalone process or integrated into your XJEase test system using a single line of code. Integration The COM Interface allows you to integrate XJEase with test executives such as LabVIEW, Visual Basic and other Windows-based custom applications. Comes with XJRunner See the XJRunner Data Sheet for more details. Features Test coverage analysis before you go to PCB layout Built-in adaptive interconnect test Reuse device files to save time free library of standard parts available online Program devices e.g. CPLDs, FPGAs, Flash Advanced testing e.g. Ethernet loopback Integration with custom applications to create a full test system Supported netlists include EDIF 2 0 0, RINF, Protel, PADS-PCB, ALLEGRO and many other formats XJTAG gives you more All of the features above are included when you buy XJEase. The price you pay also includes: XJRunner the specialised run-time environment for executing XJEase tests XJLink the USB 2.0 to JTAG interface required to connect your PC to the circuit under test Floating licence is held within the XJLink, so you can install the software on any number of PCs Demonstration hardware Full tutorial

XJIO Board Overview The XJIO board is an expansion unit that will integrate with your XJTAG test system to provide access to otherwise inaccessible areas of your circuit. With a range of digital and analogue I/O on the XJIO board, you can increase test coverage and improve fault isolation. Key Benefits Improve reliability of your boards by increasing analogue and digital test coverage Reduce your debug time by enhanced fault isolation XJTAG can reduce the cost and complexity of your custom test jigs Reach your devices on non-jtag boards with Black box testing Optional 12V Power XJLink Interface Switches and LEDs JTAG to UUT 208 Digital I/O pins 8 Analogue Outputs 8 Analogue Inputs Increased testing You can test more of your boards for opens and shorts by connecting signals from your Unit Under Test (UUT) to the XJIO board. Although often overlooked in test, connectors are a common source of manufacturing faults. This problem will only increase with the emergence of fine pitch and BGA connectors. By adding an XJIO board to your test system, XJTAG can drive signals through your connectors and identify the nature and location of any faults. With onboard DAC and ADC the XJIO board provides a mechanism for analogue as well as digital testing. Using this functionality, even boards with no JTAG components can be Black box tested with XJTAG.

XJIO Board Digital interface With 208 bidirectional digital I/O pins, the XJIO board has been designed for maximum connectivity. The I/O pins are all 5V tolerant. The default logic level is 3.3V, or you can re-configure the I/O pins, in blocks of 16, to use any userdefined voltage between 3.3V and 1.8V. Analogue interface The XJIO board has 8 analogue inputs and 8 analogue outputs, controllable via the JTAG interface. The on-board ADC enables analogue measurement e.g. testing a power rail is within limits. The DAC allows analogue inputs on the UUT to be stimulated, improving test coverage of the target board. Power supplies For quick and portable test setup the XJIO board can be powered from USB. Alternatively, if you need more than 80mA of current, there is a connector for a standard 12V power supply. User interaction The switches and LEDs give further flexibility by providing you with a way to interact with your test system. Expandable If more I/O pins are required, XJIO boards can be daisy-chained together via the reconfigurable external JTAG connector to reach the required capacity. All the connectors on the XJIO board are standard IDC, for economical and efficient cable assemblies. Integration You can use the XJIO board with the whole XJTAG product range: Software XJEase includes advanced testing for shorts and opens, and enables you to functionally test and program devices on the board. You can create complex tests for your board, such as Ethernet loopback, or download example tests from the XJTAG website. With the highlevel test description language, you have all the normal programming concepts such as variables, looping and flow control, giving you the flexibility to customise tests to your requirements. The built-in interconnect test, together with the high-level nature of the language, make the process of test development quick and easy, separating the test descriptions from the details of how to implement them in a particular circuit. XJAnalyser is a powerful plug-and-play tool for JTAG chain visualisation and debugging. It provides a graphical view of the devices in a JTAG chain, allowing you to set or disable pin output values and read the input values. It also has the facility to run SVF and STAPL files. You can consider XJAnalyser as a logic analyser and signal generator for the pins on your JTAG devices, allowing greater fault isolation and rapid debug. XJRunner is the specialised run-time environment for executing XJEase tests. With a range of special features it is particularly aimed at board manufacturers and/or in-field testing. In one package, you have interconnect testing, in-system programming, non- JTAG device testing, serial number handling and configurable log files for your audit trail. Features You can configure the voltage of the 208 digital I/O pins 1.8V to 3.3V (5V tolerant) On-board 8 channel ADC and DAC Fully expandable to meet your needs Switches and LEDs for user interaction Black box testing for non-jtag boards Reusable, replacing multiple custom test jigs Standard IDC connectors USB or mains powered Hardware XJLink is the USB to JTAG connector, which contains your XJTAG licence and allows you to connect your computer with your circuit. The simple USB connection allows you to take your XJTAG test system with you wherever you go.

XJRunner Overview XJRunner is the specialised run-time environment for executing XJEase tests. With a range of special features it is particularly aimed at board manufacturers and in-field testing. In one package, you have interconnect testing, in-system programming, non-jtag device testing, serial number handling and configurable log files for your audit trail. Key Benefits Improved your QA through configurable logging Allows you to retain the power of control on how boards are tested by third parties User-friendlyenvironment reduces your training costs for production operatives Simple, secure & audited production testing Package your XJEase test system, created by design or test engineers, into a single compressed and encrypted file to ensure consistency in your testing process. Excellent for the shop floor. A simple Run/Stop, Pass/Fail interface makes first pass testing a simple point-andclick operation. Configurable run-time messages can tell the tester about any required procedures both before and after testing each board. Each user can have a separate login. This not only identifies users for audit use, but also allows you to restrict their access to those features they have been trained to use. Serial numbering XJRunner can also program and log serial numbers, or other forms of identification such as MAC addresses. These can be generated by XJRunner, taken from the packaged XJEase system, or be input directly (e.g. from a bar code reader). Powerful, flexible testing Identify faulty boards on the production line with a default set of pass/fail tests. Advanced users can then pinpoint faults by running additional tests and debug procedures. They can also choose to run a particular test, or set of tests, a number of times, or even run a test continuously to help diagnose particularlytricky or intermittent problems on a board. Features Run-time environment for XJEase tests Simple, controlled test execution Handles a variety of serial number systems Log files for audit trail Optional restricted access for test-only users XJTAG gives you more All of the features above are included when you buy XJRunner.The price you pay also includes: XJLink the USB 2.0 to JTAGadapter required to connect your PC to the circuit under test Floating licence, held within the XJLink, so you can install the software on a number of machines Full tutorial Contact INDIA: Head Office DiagnoSYS Electronics Pvt Ltd Gayathri Lake Front No: 118, First Floor Outer Ring Road Hebbal Bangalore 560024 Mobile :+91 9740856714 / 9945431306 New Delhi: Tel: +91 11 25541231 Mobile No: +91 9811608373 Email: skrishnamurthy@diagnosys.com

INDIA: Head Office Diagnosys Electronics (I) Pvt. Ltd. Sales & Support: +91 9740856714 / 9945431306 No. 118, 1st Floor, Gayathri Lake Front, Outer Ring Road, Near Hebbal Flyover, Bangalore 560024. Bangalore: Tel: +91 (0) 80 2354 5501 / 43475222 Fax: +91 (0) 80 2353 5502 New Delhi: Tel: +91 11 2554 1231 Mob: +91 9811608373 Email: sales@diagnosys.com For your local office details please visit our web site: www.diagnosys.com Diagnosys has a policy of continuous product improvement and reserves the right to change technical specifications at any time without prior notice. Diagnosys does not accept liability for errors or misprints in this document.