Waveform Sampling Readout Lessons from the Belle II TOP and applications to future DIRC detectors

Similar documents
Commissioning and Initial Performance of the Belle II itop PID Subdetector

Prospect and Plan for IRS3B Readout

TOP Overview and itop Detector. G. Varner. Aug. 16, 2016 Belle II Summer PNNL

itop (barrel PID) and endcap KLM G. Varner Jan-2011 Trigger/DAQ in Beijing

Imaging TOP (itop), Cosmic Ray Test Stand & PID Readout Update

Understanding IRS3B, board-stack and

MCP Signal Extraction and Timing Studies. Kurtis Nishimura University of Hawaii LAPPD Collaboration Meeting June 11, 2010

Large Area, High Speed Photo-detectors Readout

A TARGET-based camera for CTA

Scintillation Tile Hodoscope for the PANDA Barrel Time-Of-Flight Detector

TORCH a large-area detector for high resolution time-of-flight

PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND. Doug Roberts U of Maryland, College Park

arxiv: v2 [astro-ph.im] 18 Dec 2015

PID summary J. Va vra

SLAC Cosmic Ray Telescope Facility

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

Study of Timing and Efficiency Properties of Multi-Anode Photomultipliers

A flexible FPGA based QDC and TDC for the HADES and the CBM calorimeters TWEPP 2016, Karlsruhe HADES CBM

Eric Oberla Univ. of Chicago 15-Dec 2015

Paul Scherrer Institute Stefan Ritt Applications and future of Switched Capacitor Arrays (SCA) for ultrafast waveform digitizing

THE TIMING COUNTER OF THE MEG EXPERIMENT: DESIGN AND COMMISSIONING (OR HOW TO BUILD YOUR OWN HIGH TIMING RESOLUTION DETECTOR )

Conceps and trends for Front-end chips in Astroparticle physics

Design and Performance of an Automated Production Test System for a 20,000 channel single-photon, sub-nanosecond large area muon detector

Beam test of the QMB6 calibration board and HBU0 prototype

SLAC National Accelerator Laboratory, CA, USA. University of Hawaii, USA. CEA/Irfu Saclay, France *

THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE

KLM: TARGETX. User-Interface for Testing TARGETX Brief Testing Overview Bronson Edralin 04/06/15

A new Scintillating Fibre Tracker for LHCb experiment

PICOSECOND TIMING USING FAST ANALOG SAMPLING

First evaluation of the prototype 19-modules camera for the Large Size Telescope of the CTA

Psec-Resolution Time-of-Flight Detectors T979

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and

SciFi A Large Scintillating Fibre Tracker for LHCb

HAPD and Electronics Updates

Spatial Response of Photon Detectors used in the Focusing DIRC prototype

Sensors for precision timing HEP

Performance of the MCP-PMT for the Belle II TOP counter

Table. J. Va vra,

A fast and precise COME & KISS* QDC and TDC for diamond detectors and further applications

A prototype of fine granularity lead-scintillating fiber calorimeter with imaging read-out

Pixelated Positron Timing Counter with SiPM-readout Scintillator for MEG II experiment

Realization and Test of the Engineering Prototype of the CALICE Tile Hadron Calorimeter

DAQ Systems in Hall A

Studies of large dynamic range silicon photomultipliers for the CMS HCAL upgrade

Tests of Timing Properties of Silicon Photomultipliers

PoS(PhotoDet 2012)018

SuperB- DCH. Servizio Ele<ronico Laboratori FrascaA

Monolithic Thin Pixel Upgrade Testing Update. Gary S. Varner, Marlon Barbero and Fang Fang UH Belle Meeting, April 16 th 2004

Update on DAQ for 12 GeV Hall C. Brad Sawatzky

Front End Electronics

CAEN Tools for Discovery

Updates on the Central TOF System for the CLAS12 detector

TitleLarge strip RPCs for the LEPS2 TOF. Author(s) Chu, M.-L.; Chang, W.-C.; Chen, J.- Equipment (2014), 766:

Comparison Between DRS4 Chip-Based Boards and ADCs for a Flexible PET Electronics

Status of the Timing Detector Plastic+SiPM Readout Option

MCP Upgrade: Transmission Line and Pore Importance

Update on DAQ for 12 GeV Hall C

BABAR IFR TDC Board (ITB): requirements and system description

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

Production and Development status of MPPC

A pixel chip for tracking in ALICE and particle identification in LHCb

Front End Electronics

Focusing DIRC R&D. J. Va vra, SLAC

Study of the Z resolution with Fit Method for Micromegas TPC

Electronics Status and Upgrade Opportunities for Flash ADC and 12GeV Trigger Hardware

The TDCPix ASIC: Tracking for the NA62 GigaTracker. G. Aglieri Rinella, S. Bonacini, J. Kaplon, A. Kluge, M. Morel, L. Perktold, K.

IEEE copyright notice

Report from the 2015 AHCAL beam test at the SPS. Katja Krüger CALICE Collaboration Meeting MPP Munich 10 September 2015

Commissioning and Performance of the ATLAS Transition Radiation Tracker with High Energy Collisions at LHC

Benefits of the R&S RTO Oscilloscope's Digital Trigger. <Application Note> Products: R&S RTO Digital Oscilloscope

Atlas Pixel Replacement/Upgrade. Measurements on 3D sensors

Photodetector Testing Facilities at Nevis Labs & Barnard College. Reshmi Mukherjee Barnard College, Columbia University

FRONT-END AND READ-OUT ELECTRONICS FOR THE NUMEN FPD

Silicon PhotoMultiplier Kits

Solid State Photon-Counters

The hybrid photon detectors for the LHCb-RICH counters

Status of the CUORE Electronics and the LHCb RICH Upgrade photodetector chain

KEK. Belle2Link. Belle2Link 1. S. Nishida. S. Nishida (KEK) Nov.. 26, Aerogel RICH Readout

The Scintillating Fibre Tracker for the LHCb Upgrade. DESY Joint Instrumentation Seminar

Status of readout electronic design in MOST1

An extreme high resolution Timing Counter for the MEG Upgrade

Evaluation of Giga-bit Ethernet Instrumentation for SalSA Electronics Readout (GEISER)

Realizing Waveform Characteristics up to a Digitizer s Full Bandwidth Increasing the effective sampling rate when measuring repetitive signals

Liquid Xenon Scintillation Detector with UV-SiPM Readout for MEG Upgrade

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Progress Update FDC Prototype Test Stand Development Upcoming Work

Time Resolution Improvement of an Electromagnetic Calorimeter Based on Lead Tungstate Crystals

How advances in digitizer technologies improve measurement accuracy

PicoScope 6407 Digitizer

Design of a Gaussian Filter for the J-PARC E-14 Collaboration

Paul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy

PicoScope 6407 Digitizer

Advanced Training Course on FPGA Design and VHDL for Hardware Simulation and Synthesis. 26 October - 20 November, 2009

CSC Data Rates, Formats and Calibration Methods

Digital BPMs and Orbit Feedback Systems

BEMC electronics operation

Data Acquisition System for Segmented Reactor Antineutrino Detector

Manual Supplement. This supplement contains information necessary to ensure the accuracy of the above manual.

with Low Cost and Low Material Budget

Transcription:

Waveform Sampling Readout Lessons from the Belle II TOP and applications to future DIRC detectors Gary S. Varner University of Hawai i DIRC2017, Castle Rauischholzhausen

Overview State-of-the-art DIRC (RICH) detectors Readout (needs to be) increasingly integrated Finer resolution (spatial, timing) higher channel density Highly integrated readout Reduces system cost (cables can dominate) Improved modularity/performance A couple examples: 1. Recently deployed DIRC system (Belle II TOP) 2. High precision timing (latest) 3. Low-cost, high density, next generation readout 2

3 Waveform Sampling: An Enabling Technology ATWD IceCube

An Easily understood Selling Point 4 Belle TOF FM PMT signal 2 GSa/s, 1GHz ABW Tektronics Scope 2.56 GSa/s LAB WFS ASIC Commercial oscilloscope on a chip Sampling speed 0.1-6 GSa/s 2 GSa/s Bits/ENOBs 16/9-13+ 8/7.4 Power/Chan. <= 0.05W Few W Cost/Ch. < $10 (vol) > 100$

Underlying Technology Track and Hold (T/H) Analog Input T/H Sampled Data C Write Bus v Return Bus Pipelined storage = array of T/H elements, with output buffering N capacitors 2 1 V1=V Q=Cs.V 1 4 Cs Top Read Bus 3 Bottom Read BUS N caps Vout=A / (1+A) * Q/Cs =V1 * A/(1+A) 5

Switched Capacitor Array Sampling 6 Write pointer is ~few switches closed @ once Input 20fF Tiny charge: 1mV ~ 100e - Channel 1 Few 100ps delay Channel 2

Basic Functional components On or offchip ADC Single storage Channel Sample timing Control Few mm x Few mm in size Readout Control 7

8 Upgraded Belle detector - PID (π/κ) detectors - Inside current calorimeter - Use less material and allow more tracking volume Available geometry defines form factor - Barrel PID Aerogel RICH 1.2m e - 8.0GeV 2.6m e + 3.5GeV

imaging TOP (itop) Concept: Use best of both TOP (timing) and DIRC while fit in Belle PID envelope NIM A623 (2010) 297-299. BaBar DIRC Use wide bars like proposed TOP counter TIPP 2017 Beijing Use new, high-performance MCP-PMTs for sub-50ps single p.e. TTS Use simultaneous T, θc [measuredpredicted] for maximum K/π separation Optimize pixel size 9

itop relativistic velocity Space-time correlations Beam Test Data These are cumulative distributions 10

Actual PID is event-by-event Test most probable distribution 11

Single photon detection for TOP Single photon timing for MCP-PMTs To include T0, clock distrib, timebase ctrl σ ~ 38.4ps σ <~ 10ps (ideal waveform sampling) NIM A602 (2009) 438 σ T0 = 25ps σ <~ 50ps target NOTE: this is singlephoton timing, not event start-time T 0 12

Highly integrated services A severely constrained space 13

imaging TOP Readout (FDIRC proto) Waveform sampling ASIC 64 DAQ fiber transceivers 64 FINESSE 16 COPPER 8k channels 1k 8-ch. ASICs 64 board stacks Low-jitter clock 2x UT3 Trigger modules 64 SRM Clock, trigger, programming module (FTSW) 8 FTSW 14

IRSX Single Channel 15 Sampling: 128 (2x 64) separate transfer lanes Recording in one set 64, transferring other ( ping-pong ) Concurrent Writing/Reading Only 128 timing constants Storage: 64 x 512 (512 = 8 * 64) Wilkinson (64x1): was (32x2) 64 conv/channel

IRSX ASIC Overview Die Photograph 8 channels per chip @ 2.8 GSa/s Samples stored, 12-bit digitized in groups of 64 32k samples per channel (11.6us at 2.8GSa/s) Compact ASICs implementation: Trigger comparator and thresholding on chip On chip ADC Multi-hit buffering ~8mm 16

itop Readout boardstack (1 of 4 per TOP Module) HV Carrier (x4) SCROD Front (x2) 17

itop Readout Production Testing 2x Carrier test stations at South Carolina, 1x backup in Hawaii Laser test stand Hawaii SCROD test stand in Pittsburgh Firmware test at PNNL Carrier test stand Laser scan 18

Production single photon testing 19 ~31ps TDC+phase SL-10 TTS ~35ps IRSX electronics: ~33ps Use SSTin period constraint to calibrate absolute timebase

20 Production initial single photon timing All installed channels 1 entry per channel Limited statistics Note: CAMAC TDC and phototube TTS contributions included: actual resolution is better

If single photon, why bother? 21

FDIRC Experience After Before Is that it?!? -Matt McCulloch (surprise at how few cables were used in the upgrade) 22

Focus now 23

Calibrations Ongoing Sampling timebase (inject reference pulse pair) Channel-channel alignment (laser calibration) Module-module alignment (readout aligned to SuperKEKB clock) Subdetector (x,y,z), T alignment (global runs July, Aug 1.5T field) First combined data taking Versus stand-alone Cosmic Run 3510 Missing CTIME offset correction CF: 1-2ns Online trigger Algorithm Inter-detector calibration timing TOP only: <T_4> - <T_12> (top bottom) No detailed alignment 24

Biggest challenge: Firmware complexity 25

Technology has room to improve 1GHz analog bandwidth, 5GSa/s Simulation includes detector response G. Varner and L. Ruckman NIM A602 (2009) 438-445. J-F Genat, G. Varner, F. Tang, H. Frisch NIM A607 (2009) 387-393. E. Oberla, J-F Genat, H. Grabas, H. Frisch, K. Nishimura, G. Varner NIM A735 (2014) 452-461. Measurement: circa 2014 Extending to 1ps and lower, with advanced calibration techniques 26

Now pushing to the femtosecond regime Pushing sampling speed and analog bandwidth P. Orel, G. Varner and P. Niknejadi NIM A857 (2017) 31-41. And pushing the space-time limit (new type of PID or DIRC devices?) P. Orel and G. Varner IEEE Trans. Nucl. Sci. 64 (2017) 1950-1962. 27

28 A very different kind of DIRC detector Askaryan Calorimeter Exp (ACE) Radio (mm wave) arxiv:1708:01798 (5-AUG-2017) 2.3ps intrinsic timing resolution (SLAC ESTB measurement)

GCT Camera (CTA) TARGET ASIC 29

TARGET ASIC Overview Sampling: 128 (2x 64) separate transfer lanes Storage: 64 x 512 (32k per ch.) Density evolution: Sampling aligned to global Reference clock 2x more channels Sampling 3x slower Expanding next generation to 64 channels, on-chip feature extraction 30

Performance Reference 31 MPPC selftriggered Time resolution set by FPGAbased TDC << 100 ps MPPC force - triggered 1pe 2pe 3pe > 99% for Npe > 10 Sine scan data (zero crossing)

32 TARGET family Synopsis ~21000 channels of TARGETX deployed for Belle II K-long and Muon system scintillator upgrade Each CTA camera 2048 channels 256k storage cells per ASIC (>300 million tested) 16 channel density attractive for compact sensor arrays (e.g. high-density DIRC ) 64 channel version (SiREAD) in design Engineering run quantities: $1.40/channel (ADC and trigger on-chip) While not for precision timing, < 100ps

Looking back on >10 year development 33 ASIC costing well understood, very competitive! NIM A591 (2008) 534-345. Storage Depth in [us] at 10GSa/s Sampling 100 10 1 Storage Depth Capacity 0.1 0 2 4 6 8 10 Array Linear Dimension [mm] 4 Chan 8 Chan 16 Chan 32 Chan Cost per Channel [2007 $] 1000 100 10 1 ASIC cost estimate Economy of Scale for Quoted ASICs Based on actual fabrications or quotations from foundaries 0.1 10 100 1000 10000 100000 1000000 Total Number of System Channels

One example: modular RICH readout 34 Challenge: Readout of compact H13700 MCP-PMT Compact and dense: 256 channels in 2 x2 Timing resolution: ~100ps Long buffer Abutted Photosensors Likely convert to SiPM array later Minimize analog cabling Solution: 1 st gen prototype based on existing TARGETX ASIC: 1GSa/s full waveform sampling 16 us trigger buffer 16 channels Self triggering capability Low cost 250nm CMOS Upgrade to 64-channel SiREAD chip 1) FPGA Controller 2 2) TARGETX both sides 2 3) Adapter board: Connects PMT to digitizers Bottom of adapter board 2 TARGETX/ daughtercard 8 Daughtercards 16 TARGETXs 16x16=256 channels 256 channel PMT connects directly here No extra cabling

Summary Waveform-sampling readout, directly married to photodetectors is an almost ideal DIRC readout Cost: Reduce cabling, power requirements Underlying technology inexpensive, powerful Performance: Space-time photon resolution PD determined High rate, pile-up robustness Maturity: Complex firmware biggest headache In-ASIC functionality, commercial support 35

36 Backup First showering Event: CDC + TOP + ECL First track in CDC + TOP + ECL + KLM

37

Timebase Calibration Took a while to get new FW release, SW work continued 38

Channel-by-channel Timing alignment Global timing alignment laser studies NOTE: Different Time Scales! 39

Laser timing calibration/alignment 40

Region Of Interest & Feature Extraction Reference pulse Poised to take large data sets Single p.e. laser pulses Standard CFD algorithm works well, though performance degrades at low PMT (mandated to mitigate aging effects) 41

Low PMT Gain Operation Significant improvement at low pulse heights Necessary to maximize MCP lifetime Studying how best to implement (Zynq: PS is too slow(?), PL option) 42

After installation comparison plot Installation completed These studies used raw waveform readout; need Feature Extracted version (subsequent effort) TIPP 2017 Beijing 43 43

itop Trigger Requirements Few ns time resolution triggering 120 90 40 X. Gao et al., IEEE (NSS/MIC) proceedings, 2010, pp 630-635. e - e + Single-track performance 44

PMT signal transmission through front board and pogo pins to (mock) carrier board 5 single-pe events of similar amplitude overlayed with amplitude scaled and time shifted scope 4GHz BW 20 GS/s 500 ps/div 5 mv/div ext. att. 0.83 Risetime of these pulses ~130 ps 45