Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Similar documents
Duobinary Transmission over ATCA Backplanes

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Simulations of Duobinary and NRZ Over Selected IEEE Channels (Including Jitter and Crosstalk)

Practical Receiver Equalization Tradeoffs Applicable to Next- Generation 28 Gb/s Links with db Loss Channels

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

Approach For Supporting Legacy Channels Per IEEE 802.3bj Objective

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

Exceeding the Limits of Binary Data Transmission on Printed Circuit Boards by Multilevel Signaling

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

AMI Modeling Methodology and Measurement Correlation of a 6.25Gb/s Link

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

CDAUI-8 Chip-to-Module (C2M) System Analysis #3. Ben Smith and Stephane Dallaire, Inphi Corporation IEEE 802.3bs, Bonita Springs, September 2015

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

CU4HDD Backplane Channel Analysis

CDAUI-8 Chip-to-Module (C2M) System Analysis. Stephane Dallaire and Ben Smith, September 2, 2015

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

USB 3.1 ENGINEERING CHANGE NOTICE

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

CAUI-4 Chip to Chip Simulations

New Serial Link Simulation Process, 6 Gbps SAS Case Study

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Validation of VSR Module to Host link

SECQ Test Method and Calibration Improvements

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

InfiniBand Trade Association

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

InfiniBand Trade Association

32 G/64 Gbaud Multi Channel PAM4 BERT

10GBASE-LRM Interoperability & Technical Feasibility Report

A 90 Gb/s 2:1 Multiplexer with 1 Tap FFE in SiGe Technology

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

BER margin of COM 3dB

Performance comparison study for Rx vs Tx based equalization for C2M links

Line Signaling and FEC Performance Comparison for 25Gb/s 100GbE IEEE Gb/s Backplane and Cable Task Force Chicago, September 2011

Signal Integrity Design Using Fast Channel Simulator and Eye Diagram Statistics

More Insights of IEEE 802.3ck Baseline Reference Receivers

100G EDR and QSFP+ Cable Test Solutions

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

Measurements Results of GBd VCSEL Over OM3 with and without Equalization

Generation of Novel Waveforms Using PSPL Pulse Generators

Powering Collaboration and Innovation in the Simulation Design Flow Agilent EEsof Design Forum 2010

MR Interface Analysis including Chord Signaling Options

COM Study for db Channels of CAUI-4 Chip-to-Chip Link

o-microgigacn Data Sheet Revision Channel Optical Transceiver Module Part Number: Module: FPD-010R008-0E Patch Cord: FOC-CC****

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

AMI Simulation with Error Correction to Enhance BER

Synthesized Clock Generator

SDAIII-CompleteLinQ Multi-Lane Serial Data, Noise and Crosstalk Analysis

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Summary of NRZ CDAUI proposals

40G SWDM4 MSA Technical Specifications Optical Specifications

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

Next Generation Ultra-High speed standards measurements of Optical and Electrical signals

Datasheet SHF A

DesignCon Pavel Zivny, Tektronix, Inc. (503)

Comment #147, #169: Problems of high DFE coefficients

Keysight N4965A Multi-Channel BERT 12.5 Gb/s. Data Sheet

Further work on S/N Budget Channel specification May 8

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

Agilent N4965A Multi-Channel BERT 12.5 Gb/s Data Sheet

Development of an oscilloscope based TDP metric

Proposed reference equalizer change in Clause 124 (TDECQ/SECQ. methodologies).

WAVEEXPERT SERIES OSCILLOSCOPES WE 9000 NRO 9000 SDA 100G. The World s Fastest Oscilloscope

Swept-tuned spectrum analyzer. Gianfranco Miele, Ph.D

40G SWDM4 MSA Technical Specifications Optical Specifications

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

Electrical Interface Ad-hoc Meeting - Opening/Agenda - Observations on CRU Bandwidth - Open items for Ad Hoc

Datasheet SHF A Multi-Channel Error Analyzer

The Challenges of Measuring PAM4 Signals

Development of an oscilloscope based TDP metric

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

JNEye User Guide. 101 Innovation Drive San Jose, CA UG Subscribe Send Feedback

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

Ali Ghiasi. Jan 23, 2011 IEEE GNGOPTX Study Group Newport Beach

Reducing input dynamic range of SOA-preamplifier for 100G-EPON upstream

100GEL C2M Channel Reach Update

EVALUATION KIT AVAILABLE Multirate SMPTE SD/HD Cable Driver with Selectable Slew Rate TOP VIEW +3.3V. 10nF IN+ IN- MAX3812 SD/HD GND RSET +3.

New Techniques for Designing and Analyzing Multi-GigaHertz Serial Links

ELECTRICAL PERFORMANCE REPORT

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

QSFP SV-QSFP-40G-PSR4

D1.2 Comments Discussion Document. Chris DiMinico MC Communications/ LEONI Cables & Systems

Further Investigation of Bit Multiplexing in 400GbE PMA

The EMC, Signal And Power Integrity Institute Presents

40 Gb/s PatternPro Programmable Pattern Generator PPG4001 Datasheet

IBIS AMI Modeling of Retimer and Performance Analysis of Retimer based Active Serial Links

Approved Minutes IEEE P802.3AP - Backplane Ethernet January 24 26, 2005 Vancouver, BC

Test time metrics for TP2 waveforms

Improving the Performance of Advanced Modulation Scheme. Yoshiaki Sone NTT IEEE802.3bs 400 Gb/s Ethernet Task Force, San Antonio, Novenver 2014.

PicoScope 6407 Digitizer

Transcription:

Comparison of NRZ, PR-2, and PR-4 signaling Presented by: Rob Brink Contributors: Pervez Aziz Qasim Chaudry Adam Healey Greg Sheets

Scope and Purpose Operation over electrical backplanes at 10.3125Gb/s is investigated using NRZ, PR2, and PR4 signaling. A common equalizer architecture is used in all cases. Estimated BER, as well as voltage and timing margin at 1E-12, is reported. 2 March 15, 2005 (r1.0)

Agenda Simulator Overview Link Model Transmitter Model Receiver Model Equalization Strategy Test Cases Sample Results Results Summary 3 March 15, 2005 (r1.0)

Simulator Overview

Link Model TP1 TP4 50 50 2 1 1 2 1 2 50 TX Package Backplane RX Package 50 4 3 3 4 3 4 TX Package Model Mellitz Capacitor-Like Model Backplane Model As described in Test Cases section RX Package Model Mellitz Capacitor-Like Model 5 March 15, 2005 (r1.0)

Crosstalk (1/2) For each crosstalk aggressor The response to a PRBS-15 pattern (with an additional trailing 0 ) is computed. This response is sampled at baud-spaced intervals at 16 offsets from 0 to (15/16)T in T/16 steps. At each offset, the amplitude distribution of sampled response is computed. The aggressor amplitude distribution is defined as the average of the amplitude distributions computed at each sample offset. 6 March 15, 2005 (r1.0)

Crosstalk (2/2) The overall crosstalk distribution is defined as the convolution of the individual aggressor distributions. The effect of crosstalk on the eye is modeled as the convolution of the overall crosstalk distribution and amplitude distribution of the thru path at each sample phase. This methodology is has been previously described by Moore: http://ieee802.org/3/ap/public/channel_adhoc/moore_c1_0305.pdf Computed RMS and peak-peak crosstalk will be reported. 7 March 15, 2005 (r1.0)

Transmitter Model Transmitter differential output voltage fixed at 800mV p-p. Transmit filter is Gaussian. Rise Time (20-80%): 24 ps Transmitter output jitter Duty Cycle Distortion: Deterministic Jitter: Random Jitter: 0.05 UI p-p (even-odd) 0.10 UI p-p (sinusoidal) 0.15 UI p-p (at 1E-15), 9.4mUI rms Parameters defined at package model input and do not include package parasitics. The impact of the package model is investigated in the next slide. 8 March 15, 2005 (r1.0)

Transmitter Output at TP1 800 mv p-p 800 mv p-p 50 50 0.70 UI p-p at 1E-15 2 TX Package 1 TP1 50 50 4 3 9 March 15, 2005 (r1.0)

Receiver Model Receiver modeled as a single pole at 75% fbaud. Noise Bandwidth (B n ): 11.4 GHz Noise Figure: 18 db sqrt( 4kTRB n ): 1.08 mv rms Receiver jitter: = 2 B n H f ) 0 ( df Random Jitter: 0.15 UI p-p (at 1E-15), 9.4 mui rms No gain stages have been included in the receive path. 10 March 15, 2005 (r1.0)

Equalization Strategy Transmitter Finite Impulse Response filter. 3 taps, T-spaced with infinite tap weight resolution. Receiver Decision Feedback Equalizer 5 taps, unconstrained with infinite tap weight resolution. Sequential adaptation Transmit FIR is adapted first, then the DFE. Sample phase chosen to minimize mean-squared error. T/32 resolution 11 March 15, 2005 (r1.0)

Test Cases

Test Patterns Equalizer trained with PN-11 pattern with a trailing 0. Equalizer settings are then frozen. Voltage and timing margin is estimated based on PN-15 pattern with a trailing 0. Thru, NEXT, and FEXT channels share the same output amplitude (800 mv ppd ) and transmit FIR settings. Decision threshold set at the mid-point between nominal signal levels, as determined by the 1E-4 contour. Reported margins are twice the minimum distance from the sample phase (or threshold) to the BER contour of interest. 13 March 15, 2005 (r1.0)

Channels Studied All Tyco Electronics channels Test Cases 1 through 7 Note that the FEXT channels were included twice due to connector symmetry. Recommended subset of Intel channels Test Cases 8, 11, and 12 map to T1, T12, T20 Test Cases 14, 17, and 18 map to B1, B12, B20 Test Cases 20 and 24 map to M1, and M20 Other channels not simulated due to a lack of time 14 March 15, 2005 (r1.0)

Sample Results

Disclaimer The following results are based on PRBS-11 pattern and are included for illustrative purposes. 16 March 15, 2005 (r1.0)

NRZ Sample Results: Eye at Slicer Input Test Case #6 Test Case #1 17 March 15, 2005 (r1.0)

PR2 Sample Results: Eye at Slicer Input Test Case #6 Test Case #1 18 March 15, 2005 (r1.0)

PR4 Sample Results: Eye at Slicer Input Test Case #6 Test Case #1 19 March 15, 2005 (r1.0)

Results Summary

BER Estimates BER 1.0E+00 1.0E-02 1.0E-04 1.0E-06 1.0E-08 1.0E-10 1.0E-12 1.0E-14 1.0E-16 1.0E-18 1.0E-20 1.0E-22 1.0E-24 1.0E-26 1.0E-28 1.0E-30 1.0E-32 1.0E-34 1.0E-36 0 5 10 15 20 25 Test Case NRZ PR2 PR4 21 March 15, 2005 (r1.0)

Voltage and Timing Margin at 1E-12 Vertical Margin at 1E-12 Horizontal Margin at 1E-12 0.050 0.300 0.045 0.040 0.250 Margin (V p-p ) 0.035 0.030 0.025 0.020 0.015 Margin (UI p-p ) 0.200 NRZ 0.150 PR2 0.100 NRZ PR2 0.010 0.005 0.050 0.000 0 5 10 15 20 25 0.000 0 5 10 15 20 25 Test Case Test Case 22 March 15, 2005 (r1.0)

Crosstalk Environment RMS and Peak-Peak (at 1E-12) Crosstalk 0.1400 0.0120 0.1200 0.0100 Peak-Peak Crosstalk (V) 0.1000 0.0800 0.0600 0.0400 0.0080 0.0060 0.0040 RMS Crosstalk (V) NRZ (p-p) PR2 (p-p) PR4 (p-p) NRZ (rms) PR2 (rms) PR4 (rms) 0.0200 0.0020 0.0000 0 5 10 15 20 25 0.0000 Test Case 23 March 15, 2005 (r1.0)

Required FFE Boost FFE Gain at (Symbol Rate)/2 30.0 25.0 20.0 Gain (db) 15.0 10.0 NRZ PR2 PR4 5.0 0.0 0 5 10 15 20 25 Test Case 24 March 15, 2005 (r1.0)

Conclusions (1/2) The target response for PR4 is a poor fit to the channel and therefore higher equalizer complexity is required to achieve acceptable performance. NRZ and PR2 both support 1E-12 operation over the Tyco channels. In general, PR2 requires considerably less boost to achieve this objective. In the majority of test cases studied, NRZ offered superior voltage and timing margin. 25 March 15, 2005 (r1.0)

Conclusions (2/2) The Intel T channels were not supported by any of the signaling schemes studied with the chosen equalizer architecture. NRZ signaling may be feasible for select Intel B and M channels. Crosstalk is a significant impairment on these channels. 26 March 15, 2005 (r1.0)

Backup

Relationship Between Crosstalk and Boost RMS Crosstalk vs. FFE Boost 0.0120 0.0100 RMS Crosstalk (V) 0.0080 0.0060 0.0040 NRZ (rms) PR2 (rms) PR4 (rms) 0.0020 0.0000 0.0 5.0 10.0 15.0 20.0 25.0 FFE Gain at (Sym bol Rate)/2 28 March 15, 2005 (r1.0)