Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system

Similar documents
DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

DIGITAL COMMUNICATION

BER MEASUREMENT IN THE NOISY CHANNEL

Guidance For Scrambling Data Signals For EMC Compliance

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

Dual Frame Video Encoding with Feedback

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

BASE-LINE WANDER & LINE CODING

Video Transmission. Thomas Wiegand: Digital Image Communication Video Transmission 1. Transmission of Hybrid Coded Video. Channel Encoder.

Lesson 2.2: Digitizing and Packetizing Voice. Optimizing Converged Cisco Networks (ONT) Module 2: Cisco VoIP Implementations

SDR Implementation of Convolutional Encoder and Viterbi Decoder

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

1 Introduction to PSQM

Design Project: Designing a Viterbi Decoder (PART I)

Decade Counters Mod-5 counter: Decade Counter:

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Dual frame motion compensation for a rate switching network

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

DIGITAL ELECTRONICS MCQs

Synchronous Sequential Logic

Introduction to Data Conversion and Processing

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video

D Latch (Transparent Latch)

WINTER 15 EXAMINATION Model Answer

Bit Rate Control for Video Transmission Over Wireless Networks

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Long and Fast Up/Down Counters Pushpinder Kaur CHOUHAN 6 th Jan, 2003

H-Ternary Line Decoder for Digital Data Transmission: Circuit Design and Modelling

IN A SERIAL-LINK data transmission system, a data clock

Combinational vs Sequential

An Efficient Low Bit-Rate Video-Coding Algorithm Focusing on Moving Regions

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ISCAS.2005.

Digital Fundamentals. Introduction to Digital Signal Processing

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Constant Bit Rate for Video Streaming Over Packet Switching Networks

Chapter 5 Flip-Flops and Related Devices

MULTI-STATE VIDEO CODING WITH SIDE INFORMATION. Sila Ekmekci Flierl, Thomas Sikora

Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate

Experiment 13 Sampling and reconstruction

Delta-Sigma Modulators

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

How advances in digitizer technologies improve measurement accuracy

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Understanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

Digital Representation

SINOAUDI TeddyDAC Digital to Analogue Converter white paper Teddy Pardo

Experiment 9 Analog/Digital Conversion

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

IT T35 Digital system desigm y - ii /s - iii

Department of CSIT. Class: B.SC Semester: II Year: 2013 Paper Title: Introduction to logics of Computer Max Marks: 30

IC Design of a New Decision Device for Analog Viterbi Decoder

Error Performance Analysis of a Concatenated Coding Scheme with 64/256-QAM Trellis Coded Modulation for the North American Cable Modem Standard

PEP-I1 RF Feedback System Simulation

BER Performance Comparison of HOVA and SOVA in AWGN Channel

Experiment 2: Sampling and Quantization

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

EarStudio: Analog volume control. The importance of the analog volume control

A MISSILE INSTRUMENTATION ENCODER

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

COMP 249 Advanced Distributed Systems Multimedia Networking. Video Compression Standards

CONVOLUTIONAL CODING

AN IMPROVED ERROR CONCEALMENT STRATEGY DRIVEN BY SCENE MOTION PROPERTIES FOR H.264/AVC DECODERS

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

Digital Audio Design Validation and Debugging Using PGY-I2C

Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

UNIVERSAL SPATIAL UP-SCALER WITH NONLINEAR EDGE ENHANCEMENT

RECOMMENDATION ITU-R BT (Questions ITU-R 25/11, ITU-R 60/11 and ITU-R 61/11)

Manuel Richey. Hossein Saiedian*

DEPARTMENT OF THE ARMY TECHNICAL BULLETIN CALIBRATION PROCEDURE FOR AUTOMATIC VIDEO CORRECTOR TEKTRONIX, MODEL 1440 (NSN )

DVM-3000 Series 12 Bit DIGITAL VIDEO, AUDIO and 8 CHANNEL BI-DIRECTIONAL DATA FIBER OPTIC MULTIPLEXER for SURVEILLANCE and TRANSPORTATION

Agilent E4430B 1 GHz, E4431B 2 GHz, E4432B 3 GHz, E4433B 4 GHz Measuring Bit Error Rate Using the ESG-D Series RF Signal Generators, Option UN7

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

AUDIOVISUAL COMMUNICATION

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

176 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 2, FEBRUARY 2003

Implementation of a turbo codes test bed in the Simulink environment

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

Robust Transmission of H.264/AVC Video using 64-QAM and unequal error protection

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

Digitization: Sampling & Quantization

Fast MBAFF/PAFF Motion Estimation and Mode Decision Scheme for H.264

The Discussion of this exercise covers the following points:

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

Robust Transmission of H.264/AVC Video Using 64-QAM and Unequal Error Protection

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Datasheet SHF A

A Low Power Delay Buffer Using Gated Driver Tree

Hardware Implementation of Viterbi Decoder for Wireless Applications

THE USE OF forward error correction (FEC) in optical networks

COSC3213W04 Exercise Set 2 - Solutions

Transcription:

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 82 Simulation analysis of the transmission gaps influence on the decoding processes in the NS-DM system RYSZARD GOLAŃSKI, JACEK KOŁODZIEJ Department of Electronics AGH-UST University of Science and Technology Al. A. Mickiewicza 30, 30-059 Kraków POLAND golanski@agh.edu.pl jhttp://ke.agh.edu.pl/~lab301 Abstract: Investigations of the bit error robustness of the delta systems with sampling adaptation have been presented. In particular, the behaviour of Non-uniform Sampling Delta Modulation system with reference to the transmission gap has been described. The phenomena of overloading and dynamic regulation of the dc level in the reconstructed signal, as a result of the transmission gap, have been discussed. The Zhu algorithm has been analyzed. It has been found that in the presence of the channel noise, the Zhu algorithm improves the quality of the decoded signal. Key-Words: Delta modulation, Variable-rate sampling, Error compensation, Robustness. 1 Introduction The idea variable sampling use in delta modulation to reduce the data rate of the coded source is the topic that is still not completely understood. An algorithmic robustness of ADM converters with sampling adaptation (NSDM) has not been the object of numerous simulation and analytical investigations. The compression properties of DM systems are based on a rule that the A/D conversion is accomplished on the removed redundancy input process. The efficient samples decorrelation is usually made using the adaptation procedures [1, 2]. The step size adaptation is the simplest one. The uniform sampling ADM systems allow reaching an essential dynamic range of the constant SNR max ratio, however its value is not higher then in case of Linear Delta Modulation [1, 2]. It is a result of this that coding methods with uniform sampling do not utilize all compression possibilities involved within the ADM systems [3, 4]. At present there are some hopes of achieving the better compression results while converting, in the real time, speech signals, TV, video, by means of a delta converters with sampling adaptation [4, 5, 6]. Earlier analytical investigations theoretically showed an improvement of the quality of nonstationary input process conversion due to the application of non-uniform sampling [7]. The great advantage of the variable-rate delta modulations is high data-protection performance [4, 6]. The NSDM schemes have been proposed and have been studied in [5, 6]. A voice encoding system based on ADM codecs was already used in the Shuttle system, because of its tolerance to channel errors. Today, there are many military and commercial systems using this method [8, 9, 10]. Bluetooth TM [11] employs a low-cost, 64-kbps Continuously Variable Slope Delta (CVSD) the modulation scheme. Several semiconductor manufacturers produce specialized telecommunication IC s based on ADM codecs. An important problem concerning the delta converter is the process of correct reconstruction of the coded signal in the presence of channel noise. Algorithmic robustness of ADM converters with uniform sampling has been the object of numerous simulation and analytical investigations [4, 12, 13, 14]. The adaptation decoders operating on the basis of the Jayant, Abate, Song algorithms have been characterized in detail in the papers [1, 12]. It has been proved that converters in which the syllabic [4] or the instantaneous Zhu algorithm [5] are revealed the greatest robustness. The problems of reconstructing signals that are coded with use of adaptive sampling delta modulation after transmission in noisy line have not been an object of many researches so far. The bit error robustness of the NSDM converters with the Zhu algorithm ("with return to the basic sampling interval" [5]) has been presented in the paper. In particular, the reaction of NSDM converter on the transmission gap has been described.

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 83 The overload and dynamic regulation of the dclevel that appear in the reconstructed signal as an effect of the burst noise (the transmission gap) have been analyzed. 2. Principle of the NSDM technique The NSDM conversion predicts a value of sampling interval depending on the rate of changes of the input waveform. The quantization step-size k remains constant. Fig. 1 shows the functional diagram of the NSDM coder and decoder. X i δ i Quantizer i Y i Y i D(T si ) D(T f si ) si Predictor Σk i Modified logika adaptacji Interval Function (MIF) f s i Y i FDP X i D(T si ) D(T si ) Y i Predictor Modified Interval Function f si Fig.1. Block diagram of NSDM modulation: a) coder; b) decoder For the input signal X i the staircase in the NSDM modulator can be expressed as: i 1 = Y i i k (1) k= 1 Where i = sgn[ X i Yi ] (2) k- quantization step-size. The sampling instant T i = t i - t i-1 varies according to the characteristics of X i and can be expressed as: P Ti-1 dla MIF > 1 T = T dla MIF = 1 i s_start (3) Q Ti-1 dla MIF < 1 Where Q < 1 < P (4) The MIF logic has been shown in the Table 1. Formula (3) represents the 3-bit Zhu adaptation algorithm of the sampling interval change. As can be seen, the NSDM output coder stream carries the information about the sampling timing of the modulator. So that in the demodulation process the irregular staircase signal can be recovered [5]. Table1. MIF (Modified Interval Function) Logic b i b i-1 b i-2 MIF Description 0 0 0 <1 T i 0 0 1 =1 T i =T s_start 0 1 0 >1 T i 0 1 1 =1 T i =T s_start 1 0 0 =1 T i =T s_start 1 0 1 >1 T i 1 1 0 =1 T i =T s_start 1 1 1 <1 T i 3. Synchronization procedures of the NS-DM decoders Based on observation and analysis of the NSDM decoding mechanism, it was affirmed, that resynchronization processes after start of the decoding in any position relative to the input data beginning, and after one bit distortion in a data transmission stream, has the running in a similar way [15]. The quality estimation of the signal reconstructed by the non-uniform sampling delta decoder that starts in the moment arbitrarily chosen by the user was the first task of the research.

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 84 Depending, whether the decoding beginning in the silent gap or out of it, the great differences in the operating of the NS-DM decoder appear. The silent gap is the part of speech when its value is constant or changes very slowly. The timings on Figure2 are related to the behavior of the decoder being started in the signal existence. The Figure 2a shows NS-DM decoder block diagram implemented as standard logic cells, so it is technologically independent, and simulated in PSPICE. The NS-DM decoder (Fig. 2. a) comprises D flip-flop, MIF adaptation logic, CD clock divider, DAC converter and LPF low pass filter. These elements, except low pass filter, are substantially the same and operate in the same manner as the corresponding elements in NS-DM coder. The flipflop with recovered sampling clock CLK_VARout functions merely to retime incoming data stream. a) DATAin {b i } {Q i } D Q C DATAin MIF_CLKin FREQup FREQstart FREQdown Synchronization procedures of the NS-DM and ANS-DM decoders with the Zhu algorithm [Table 1] are determined by two basic features: The appearance in input stream {b i } of the time interval T s_start (for 3-bits Zhu algorithm T s_start appears after each sequence of bits: 110, 001, 011, 100) The time relations between bit streams {b i }, CLK_VARout, {Q i } resulting from the NS-DM adaptation algorithm. At the beginning of the decoding process the input streams {b i } and the sequence of bits {Q i } are not synchronous, but because of the mentioned earlier NS-DM decoder features, the synchronization between {b i } and {Q i } streams always comes up to. adaptation logic / synchronization / clock reconvertion FREQup FREQstart FREQdown DATAout binary stream retiming MIF modified interval function DATAin CLKin CLK_VARout CD clock divider CLKin CLK DAC b) decoder begins its work with any interval ANALOGout digital to analog converter T s_start Ain LPF Aout ANALOGout low pass filter Start of proper input data {b i } decoding CLK CLK_VARout DATAin {b i } DATAout {Q i } Transmission Line Bit Stream retiming delay Fig.2. Data resynchronization mechanism: a) block diagram of decoder, b) time waveforms. Generally, the resynchronization process consists of two stages (Fig. 2.b): 1) The appearance of the same sign bit in the streams {Q i } and {b i }, and next 2) The beginning of the T s_start bit in the {b i } stream with the opposite sign to the {Q i } sign, what caused that decoder forces the T s_start time interval in {Q i } stream. If the both stages appear, the timings {b i } and {Q i } come up to the full synchronization (Fig.2.b). In the paper [3] has been shown that the NSDM decoder with the Zhu algorithm after disappearance of channel errors always leads to resynchronization. 4. Transmission gaps influence on the reconstructed signal quality The transmission gap should be treated as a particular case of a channel bit errors, in which a certain numbers of successive output bits assume the same value. In the Fig. 3 the effect of a transmission gap on the signal reconstruction by the NSDM demodulator has been presented.

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 85 a) Input signal Transmitter output bit stream Transmission line bit stream D/A intput bit stream Transmission gap Reconstructed signal DC offset Zero dc level b) Zoomed region Input signal Zero dc level Transmitter output bit stream T s_start Transmission line bit stream D/A input bit stream Zero dc level DC offset Transmission gap Reconstructed signal Start of proper signal reconstruction (with dc offset) Fig.3. Effects of the transmission gap a) global view, b) detailed view. In the Mod Delta simulator [3] the transmission gap is simulated as a sequence of the mark "0" only or of number "1" only (Fig. 3 b). Then, according to the MIF logic (Tab.1), the value of the reconstructed signal (Fig.2) is decreasing (or increasing) during the gap instant. The rate of approximation slope is greater and greater because adaptation increases the sampling frequency. After the time period depending on the decoder parameters, the approximating curve (Fig.3) attains the minimum (or maximum) value. If the transmission gap is continued, the approximating curve keeps, all the time, the boundary value. When the transmission gap is terminated, the bits in the Transmission line have the values corresponding to the modulated signal. Next, the well-known process of the dynamic shift of the dc level in the electronic circuits begins and continues until the moment when a variable component (ac) of the reconstructed signal occurs without distortions. The process of the dc level shifting can be simply explained. Let us assume that a transmission gap caused a shift of the approximating signal to the minimum value (Fig.3). If now the new coder output bit has the logical value 0, the subsequent value of the approximating signal will remain equal to the minimum value 1. If however, the subsequent bit has the logic value 1, than the value of approximating signal will 1 Similarly values smaller than the negative supply voltage cannot be obtained in the hardware version.

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 86 increase. As a result, the positive jumps of the output stream will be converted correctly, whereas from among the negatives ones only those for which the approximating signal does not exceed the minimum value. This non-balance in the proper converting of the positive and the negative jumps is continued until the moment when the dc level increased so much that all negative jumps can be correctly reconstructed. In particular case, when the maximum amplitude of the input signal has the amplitude equal to the half of the range, the dc level (in the established state) returns to the zero value. The described behavior of the dc level (eliminating the cutting off the peaks of the signal) takes place in each method of the delta conversion (with negative feedback loop). The rate of changes of the dc level being a result of a transmission gap depends mainly on the signal parameters. The NSDM decoder with Zhu algorithm after disappearance of bit errors always leads to resynchronization [3], i.e. correct reconstructing variable component (ac) of the signal. The time of the NSDM decoder synchronization after the bit errors termination does not depend on the fact how long these errors lasted and which bits were interfered 2. It can be proved by the following argumentation: Algorithms with return of the sampling interval to the basic value cause that every equalization of the approximating and input signals value forces the return of the sampling interval to its basic value (Tab.1). Consequently, the process of the input signal reconstructing consists of many independent parts whose start and end are determined by the basic value of the sampling interval. After the bit errors are terminated, each sequence of the bits indicating the return of the sampling instant to the basic value begins the fragment of correct reconstructing, independent of the previous fragments (Fig 3.b). Bit errors that appeared in the previous fragments do not affect the correct decoding of the ac signal component in the new fragments. In a situation when the end of the transmission gap occurs beyond the so-called silent gap the resynchronization time is very short. The full 2 Time of regaining the synchronization by the decoder depends on the fact which bit was interfered. This time depends, above all, on the sequence of bits {b i }, i.e. also on the input signal. synchronization takes place at the moment of the valid 3 T s_start appearance in the Transmission line stream" (Fig.3.b). In the opposite case, resynchronization takes place only after the end of the silent gap. A detailed description of the principles of resynchronization has been presented in [3]. 5. Summary Simulation investigations of the synchronization procedures in the adaptive delta demodulators with the non-uniform sampling have been carried out. The phenomena of overloading and dynamic regulation of the dc level in the reconstructed signal as a result of transmission gaps have been discussed. On the basis of simulation investigations it was found that the Zhu algorithm (with returning to the basic sampling interval) decreases slightly the exactness of signal reconstruction, but reduces the distortions resulting from the gaps (or other channel errors) occurred during the transmission. After finishing of the gap an appearance of the T s_start interval in the {b i } and occurrence in the course of its continuation - an active edge of the CLK_VARout (Fig.2.b) is the necessary and sufficient condition for resynchronization of the NSDM demodulator. After the resynchronization, automatic regulation of the dc level takes place, so that the variable component (ac signal) can be reconstructed without distortions. It results from the algorithm of the delta converter operation. This behavior is analogical to the automatic regulation of the quiescent point in amplifiers, as well as to the systems with the dynamic biasing. The change of the dc level in the reconstructed signal is the major consequence of transmission gaps for delta systems. Therefore its proper filtration at the delta demodulator becomes an important task. Distortions of the ac envelope last until the time of establishing the appropriate dc level. The time of the dc level automatic regulation depends primarily on the properties of the input signal. The investigations executed so far do not fully solve out the problems concerning all features of the NS-DM modulators. 3 The logic value of the T s_start have to become the opposite to the continuing bit in the "D/A input bit stream" [3].

Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 87 Further studies of new coding algorithm Continuously Non-uniform Sampling Delta Modulations (CVNS-DM), which joins the robustness of the CVSD algorithm and coding efficiency of the NS-DM algorithm, are still necessary. This research would allow to state whether the elimination of "the returning to the basic sampling interval" from the NS-DM algorithm keeping the high quality and high tolerance to channel errors, is possible. References: [1] Abate J.E, Linear and Adaptive Delta Modulation, Proc. of the IEEE, vol.55, No.3, March, 1967. [2] Taub H., Schilling D.L., Principles of Communication Systems, McGraw-Hill, Kogakusha, Ltd, Tokyo, 1971, chapter 4.1., Delta Modulation. [3] Golański R., A/D and D/A Delta Converters with Adaptive Sampling - Methods Analysis and Performance Evaluation, AGH- University of Science and Technology Publishers, Monographs No 151, Cracow, 2005, ISSN 0867-6631, Poland. [4] C. K. Un, D. H. Cho, Hybrid Companding Delta Modulation with Variable-Rate Sampling, IEEE Trans. On Comm., vol. COM-30, No. 4, pp. 593-599, Apr. 1982. [5] Y. S. Zhu, W. Leung, C. M. Wong, Adaptive Non-Uniform Sampling Delta Modulation for Audio/Image Processing, IEEE Trans.Consumer Electron, vol. 42, No.4, pp. 1062-1072, Nov.1996 [6] Golański R., Kołodziej J., Nonuniform Sampling Delta Converters-Design Methodology, PROCEEDINGS OF THE 5TH WSEAS International Conference on Electronics, Hardware, Wireless & Optical Communications, Madrid, Spain, 15-17 February, 2006, 58-63, [7] Dubnowski J, J, Crochiere R, E.: Variable Rate Coding of Speech BSTJ,vol.58, No. 3, March 1979 [8] Tactical Communication System MSC-500k, http://www.add.re.kr/eng/weapon/21.asp [9] THALES, Portfolio, TRC 9600, Airborne Radio, http://www.thalescommunications.com/ [10] CML Microcircuit, http://www.cmlmicro.com [11] Baseband Processor GDM1202, http://www.gctsemi.com/products/bluetooth.a sp [12] Schilling D.L., Garodnick J.,Vang H.A.: Voice Encoding for the Space Shuttle Using Adaptive Delta Modulation. IEEE Transaction on Communication Systems, Vol. COM-26, No. 11, 1978, 1652-1659 [13] Golański R, Kołodziej J., Adaptive Rate Delta Codec Design and Implementation, WSEAS TRANSACTIONS ON ELECTRONICS, Issue 3, Volume 3, March 2006, ISSN 1109-9445, [14] Golański R.: Study on the dynamic range of delta modulations with time-varying sampling periods. IEEE Signal Processing Letters, vol.11, No.8, 2004, 666-670, [15] Golański R, Kołodziej J: Transmission Gaps Influence on Signal Reconstruction in the NSDM Decoder, WSEAS TRANSACTIONS On COMMUNICATIONS, Issue 8, Volume 5, August 2006, pp.1558-1563, ISSN 1109-2742.