Spartan-6 based Up Converter demonstrator for Direct RF synthesis

Similar documents
Efficient implementation of a spectrum scanner on a software-defined radio platform

FPGA Design. Part I - Hardware Components. Thomas Lenzi

Digital Front End (DFE) Training. DFE Overview

LogiCORE IP Spartan-6 FPGA Triple-Rate SDI v1.0

Nutaq. PicoDigitizer-125. Up to 64 Channels, 125 MSPS ADCs, FPGA-based DAQ Solution With Up to 32 Channels, 1000 MSPS DACs PRODUCT SHEET. nutaq.

Camera Controller Project Report - EDA385. Einar Vading, ael09eva Alexander Nässlander, ada09ana Carl Cristian Arlock, ada07car November 1, 2013

Design & Simulation of 128x Interpolator Filter

FPGA Design with VHDL

DDC and DUC Filters in SDR platforms

DVB-S Modulator IP Core Specifcatoon

CAD for VLSI Design - I Lecture 38. V. Kamakoti and Shankar Balachandran

EECS150 - Digital Design Lecture 18 - Circuit Timing (2) In General...

Research Results in Mixed Signal IC Design

Prototyping Solutions For New Wireless Standards

Authentic Time Hardware Co-simulation of Edge Discovery for Video Processing System

GALILEO Timing Receiver

Calibrate, Characterize and Emulate Systems Using RFXpress in AWG Series

Arria-V FPGA interface to DAC/ADC Demo

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES

EEM Digital Systems II

AT2700USB. Digital Video Interfacing Products. DVB-C QAM-A/B/C IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs

Implementation of UART with BIST Technique

VARIABLE FREQUENCY CLOCKING HARDWARE

Midterm Exam 15 points total. March 28, 2011

EECS150 - Digital Design Lecture 3 Synchronous Digital Systems Review. Announcements

L12: Reconfigurable Logic Architectures

Reconfigurable Architectures. Greg Stitt ECE Department University of Florida

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Single Channel LVDS Tx

Universal Asynchronous Receiver- Transmitter (UART)

LogiCORE IP XPS Timebase Watchdog Timer (v1.02a)

ALL-STANDARD-ALL-BAND POLAR MODULATOR FOR DIGITAL TELEVISION BROADCASTING

Guidance For Scrambling Data Signals For EMC Compliance

Receivers for Dish and WBSPF. Stéphane GAUFFRE WBSPF SKA AIP Meeting Dwingeloo, Friday 9 June 2017

Benchtop Portability with ATE Performance

LSN 12 Shift Registers

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

AT2780USB. Digital Video Interfacing Products. DVB-T/H/C & ATSC Modulator IF and RF ( VHF & UHF ) Output DVB-ASI & DVB-SPI Inputs

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

Datasheet SHF A

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

AR SWORD Digital Receiver EXciter (DREX)

LogiCORE IP Video Timing Controller v3.0

Lecture 6: Simple and Complex Programmable Logic Devices. EE 3610 Digital Systems

Why FPGAs? FPGA Overview. Why FPGAs?

Tutorial 11 ChipscopePro, ISE 10.1 and Xilinx Simulator on the Digilent Spartan-3E board

Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder

Dual Channel 3.0 GSPS Analog to Digital Input Module. RF Transformer. 2dB Fixed Attn. RF Transformer. 2dB Fixed Attn

2019 Product Guide. For more information, contact: Midwest Microwave Solutions, Inc Progress Drive Hiawatha, IA 52233

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Lecture 12. Amirali Baniasadi

OPTIMIZED DIGITAL FILTER ARCHITECTURES FOR MULTI-STANDARD RF TRANSCEIVERS

CHAPTER 4 RESULTS & DISCUSSION

FPGA Based Implementation of Convolutional Encoder- Viterbi Decoder Using Multiple Booting Technique

L11/12: Reconfigurable Logic Architectures

A Programmable, Flexible Headend for Interactive CATV Networks

Digital Amateur TeleVision (D-ATV)

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

Sub-LVDS-to-Parallel Sensor Bridge

Inside Digital Design Accompany Lab Manual

HMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram

OBSOLETE HMC7056. Block Upconverters / HPA's. Typical Applications. General Description. Features. Functional Block Diagram

RF SIGNAL GENERATOR. RF Signal Generator for Digital Broadcasts LG 3810 RF SIGNAL GENERATOR SIGNAL GENERATOR GENERAL FEATURES

Registers and Counters

2011 ARRL TAPR Digital Comm Conference

Features. = +25 C, IF= 100 MHz, LO = +17 dbm*

Product Brochure. MP5000 Wireless Test Station

Model RTSA7550 Specification v1.1

Instrumentation Grade RF & Microwave Subsystems

TDH 700 Main and sub unit for digital headend

CONVOLUTIONAL CODING

LogiCORE IP CIC Compiler v2.0

R&S FPC-Z10 Teaching Kit Getting Started

DTU-315 All-Standard All-Band Modulator for USB-3

DIGIMIMIC Digital/Analog Parts Portfolio

Faculty of Electrical & Electronics Engineering BEE3233 Electronics System Design. Laboratory 3: Finite State Machine (FSM)

ELE2120 Digital Circuits and Systems. Tutorial Note 8

The GANDALF 128-Channel Time-to-Digital Converter

SIDC-5004 VHF/UHF WIDEBAND TUNER/CONVERTER. FREQUENCY RANGE: 20 to 3000 MHz

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

Clock & Timing IC Solutions

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES Author: Maria George

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

USB-SA124B Spectrum Analyzer User Manual

A Reconfigurable, Radiation Tolerant Flexible Communication Platform (FCP) S-Band Radio for Variable Orbit Space Use

Design and implementation (in VHDL) of a VGA Display and Light Sensor to run on the Nexys4DDR board Report and Signoff due Week 6 (October 4)

SIDC-5009 Series VHF/UHF WIDEBAND TUNER/CONVERTER. FREQUENCY RANGE: 20 to 3000 MHz

IP core solutions for Digital Video Broadcasting

Interpolated DDS Technique in SDG2000X October 24, 2017 Preface

SIR MICROWAVE WIDEBAND DSP RECEIVERS UP TO 26.5 GHz. WIDE FREQUENCY RANGE: GHz

Converting MediaFLO Waveform Files to R&S SFU / SFE / SFE100 ARB Format Using IQWIZARD/WinIQSIM TM for R&S SFx-K35 ARB

Agilent CSA Spectrum Analyzer N1996A

High-Speed ADC Building Blocks in 90 nm CMOS

INTEGRATED ASSEMBLIES MICROWAVE SOLUTIONS FROM TELEDYNE COUGAR

Commsonic. Multi-channel ATSC 8-VSB Modulator CMS0038. Contact information. Compliant with ATSC A/53 8-VSB

R&S AMU-Z7 Analog I/Q Combiner Technical Information

Build Applications Tailored for Remote Signal Monitoring with the Signal Hound BB60C

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Transcription:

Spartan-6 based Up Converter demonstrator for Direct RF synthesis ADF4360 Eval board (2,1GHz Clock generator) SP605 (LX45T) or SP601 (LX16) Base band modulator + Digital Up Converter Low Density FMC Adapter AD9739 Eval board (14-bit, 2,5GHz DAC) RF output

Spartan-6 based Up Converter demonstrator for Direct RF synthesis Parallel port (for clock frequency adjutment) ADF4360 Eval board (2,1GHz Clock generator) SP605 (LX45T) or SP601 (LX16) Base band modulator + Digital Up Converter Low Density FMC Adapter AD9739 Eval board (14-bit, 2,5GHz DAC) RF output USB port (for Up Converter settings ) USB port (for AD9739 settings)

SP605 demo (Spartan 6SLX45T) Base band signal generation Fractional & Low IF PRBS PRBS Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) DAC_DCO (Ref clock) Channel 0 Channel 1 Fractional to 131.25 MHz Fractional to 131.25 MHz Low IF modulator (-4 MHz) Low IF modulator (-4 MHz) PLL + BUFGs 262.5 MHz to 2.100 MHz RF Processing SCLK = 1050 MHz RF modulation & OSERDES DOA(13:0) DOB(13:0) DAC data clock UART for frequency adjustment

SP605 demo (Spartan 6SLX45T) - 20 MHz bandwidth Up Converter for RF modulation anywhere between 50MHz and 950 MHz - Base band sampled input @, output @2100 MHz - 18MHz available bandwidth (in this example) - 0.2 db In band ripple, 65 Db+ out of band attenuation - Spartan-6 required resources - 1050 Slices - 16 DSP48-8 BRAM (18K-bit) - 1 PLL - 29 OSERDES & 29 differential (LVDS) pairs working @1050 MHz

SP605 demo (Spartan 6SLX45T) - Intermediate FRACTIONAL I/Q interpolator from Fsym to - Requires 4 DSP48 + 200 slices - Low I/Q Intermediate Frequency modulation - Channel 0 modulated @-4 MHz (8MHz wide) - Channel 1 modulated @++4 MHz (also 8MHz wide) - Requires 2 DSP48 + 2BRAM (18K-bit) + 200 slices - Combining the 2 I/Q IF modulated signals into a single 16MHz wide base band channel - Requires 2 adders (8 slices)

SP601 demo (Spartan 6SLX16) Includes exactly the same Up Converter than the SP605 demonstration DOA(13:0) PRBS Base band DVB-C modulator (J83A/C) + RRC (Fsymbol = 6,9 MHz, Roll Off 0.15) Fractional to 131.25 MHz to 2.100 MHz RF modulation & OSERDES DOB(13:0) DAC data clock DAC_DCO (Ref clock) PLL + BUFGs 262.5 MHz SCLK = 1050 MHz UART for frequency adjustment

SP601 demo (Spartan 6SLX16) - MAP report sample for the global design Slice Logic Distribution: Number of occupied Slices: 2,115 out of 2,278 92% Number of LUT Flip Flop pairs used: 7,455 Number with an unused Flip Flop: 1,186 out of 7,455 15% Number with an unused LUT: 883 out of 7,455 11% Number of fully used LUT-FF pairs: 5,386 out of 7,455 72% Number of unique control sets: 154 Number of slice register sites lost to control set restrictions: 517 out of 18,224 2% IO Utilization: Number of bonded IOBs: 63 out of 232 27% Number of OLOGIC2/OSERDES2s: 29 out of 248 11% Specific Feature Utilization: Number of RAMB16BWERs: 10 out of 32 31% Number of DSP48A1s: 30 out of 32 93% Number of BUFG/BUFGMUXs: 3 out of 16 18% Number of BUFPLLs: 2 out of 8 25% Number of PLL_ADVs: 1 out of 2 50%

SP601and SP605 demo (Spartan 6SLX16 or 6SLX45T) - MAP report sample for Up Converter only Slice Logic Distribution: Number of occupied Slices: 1,047 out of 2,278 45% Number of LUT Flip Flop pairs used: 4,023 Number with an unused Flip Flop: 365 out of 4,023 9% Number with an unused LUT: 764 out of 4,023 18% Number of fully used LUT-FF pairs: 2,894 out of 4,023 71% Number of unique control sets: 5 Number of slice register sites lost to control set restrictions: 4 out of 18,224 1% IO Utilization: Number of bonded IOBs: 60 out of 232 25% Number of OLOGIC2/OSERDES2s: 29 out of 248 11% Specific Feature Utilization: Number of RAMB16BWERs: 8 out of 32 25% Number of DSP48A1s: 16 out of 32 50% Number of BUFG/BUFGMUXs: 2 out of 16 12% Number of BUFPLLs: 2 out of 8 25% Number of DSP48A1s: 16 out of 32 50%

Spartan-6 required ressources for higher bandwidth Up Converter - Example for 96 MHz bandwidth (Up to 16 x J83B channels, or 12 x 8MHz wide DVB-C channels, or any 96MHz wide baseband signal) Number of required Slices: 1,650 out of 2,278 45% Number of OLOGIC2/OSERDES2s: 29 out of 248 11% Number of RAMB16BWERs: 8 out of 32 25% Number of DSP48A1s: 16 out of 32 50% Number of BUFG/BUFGMUXs: 2 out of 16 12% Number of BUFPLLs: 2 out of 8 25% Number of DSP48A1s: 16 out of 32 50%