NDIA Army Science and Technology Conference EWA Government Systems, Inc.

Similar documents
IEEE Santa Clara ComSoc/CAS Weekend Workshop Event-based analog sensing

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

DISTRIBUTION STATEMENT A 7001Ö

Reconfigurable Neural Net Chip with 32K Connections

IOT BASED ENERGY METER RATING

Design Brief - I35 and I35 DAC Stereo Integrated Amplifier

Muscle Sensor KI 2 Instructions

ISELED - A Bright Future for Automotive Interior Lighting

Benchtop Portability with ATE Performance

Welcome to Electrical and Electronic Engineering UCD. Electronic/Computer Engineering (ECE)

Layers of Innovation: How Signal Chain Innovations are Creating Analog Opportunities in a Digital World

Understanding Compression Technologies for HD and Megapixel Surveillance

Dual Slope ADC Design from Power, Speed and Area Perspectives

Optical Engine Reference Design for DLP3010 Digital Micromirror Device

Deep Neural Networks Scanning for patterns (aka convolutional networks) Bhiksha Raj

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

Simple Combination Lock Circuit Project. Johnathan Sam

Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction

ELEN Electronique numérique

Automatic optimization of image capture on mobile devices by human and non-human agents

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

Image Contrast Enhancement (ICE) The Defining Feature. Author: J Schell, Product Manager DRS Technologies, Network and Imaging Systems Group

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs

Computer Systems Architecture

RedEye Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision

Dac3 White Paper. These Dac3 goals where to be achieved through the application and use of optimum solutions for:

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Data Converters and DSPs Getting Closer to Sensors

A Low Power Delay Buffer Using Gated Driver Tree

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

PARALLEL PROCESSOR ARRAY FOR HIGH SPEED PATH PLANNING

Digital Circuits. Innovation Fellows Program

Timing Error Detection: An Adaptive Scheme To Combat Variability EE241 Final Report Nathan Narevsky and Richard Ott {nnarevsky,

Sharif University of Technology. SoC: Introduction

CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

8 DIGITAL SIGNAL PROCESSOR IN OPTICAL TOMOGRAPHY SYSTEM

Milestone Leverages Intel Processors with Intel Quick Sync Video to Create Breakthrough Capabilities for Video Surveillance and Monitoring

CS Part 1 1 Dr. Rajesh Subramanyan, 2005

Design Project: Designing a Viterbi Decoder (PART I)

Further Details Contact: A. Vinay , , #301, 303 & 304,3rdFloor, AVR Buildings, Opp to SV Music College, Balaji

VLSI implementation of a skin detector based on a neural network

An MFA Binary Counter for Low Power Application

MiraVision TM. Picture Quality Enhancement Technology for Displays WHITE PAPER

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

RFI MITIGATING RECEIVER BACK-END FOR RADIOMETERS

SCR Characteristics Trainer NV6530 Learning Material Ver 1.1

LFSR Counter Implementation in CMOS VLSI

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

PCB Error Detection Using Image Processing

Note 5. Digital Electronic Devices

2. Problem formulation

ISRA VISION PARSYTEC Tissue World Milano 2017

New Technologies: 4G/LTE, IOTs & OTTS WORKSHOP

(12) Patent Application Publication (10) Pub. No.: US 2009/ A1

Full Disclosure Monitoring

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Digital Integrated Circuits EECS 312

Basics Of Digital Logic And Data Representation

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

PERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS

Innovative Fast Timing Design

Forward-Looking Statements

A VLSI Implementation of an Analog Neural Network suited for Genetic Algorithms

Telephony Training Systems

1 Feb Grading WB PM Low power Wireless RF Transmitter for Photodiode Temperature Measurements

Revitalize Indoor Content Delivery through Clearer and More Vivid Picture Presentation

Biometric Voting system

CCD 143A 2048-Element High Speed Linear Image Sensor

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

OPTIMIZING VIDEO SCALERS USING REAL-TIME VERIFICATION TECHNIQUES

AND9185/D. Large Signal Output Optimization for Interline CCD Image Sensors APPLICATION NOTE

Very low-noise, high-efficiency DC-DC conversion circuit

Dynamic IR Scene Projector Based Upon the Digital Micromirror Device

Optodigital neural network classifier

AN EFFICIENT LOW POWER DESIGN FOR ASYNCHRONOUS DATA SAMPLING IN DOUBLE EDGE TRIGGERED FLIP-FLOPS

数字化变革新旗舰 5K 智能协作终端发布. Adrian Wang. Jun, 8 th 2017 Spark Room Kit Series Launch Webinar TME, CTG

Telephony Training Systems

Élan. Consoles for multitrack recording and mixing in modern, multipurpose studios. Introduction: why we did it. How we did it.

ISSN: ISO 9001:2008 Certified International Journal of Engineering Science and Innovative Technology (IJESIT) Volume 2, Issue 4, July 2013

Improve Performance of Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop

Novel Low Power and Low Transistor Count Flip-Flop Design with. High Performance

1. Abstract. Mixed Signal Oscilloscope Ideal For Debugging Embedded Systems DLM2000 Series

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

UNIT V 8051 Microcontroller based Systems Design

Design Issues Smart Camera to Measure Coil Diameter

Robert Alexandru Dobre, Cristian Negrescu

VLSI IEEE Projects Titles LeMeniz Infotech

Work In Progress: Adapting Inexpensive Game Technology to Teach Principles of Neural Interface Technology and Device Control

Smart Traffic Control System Using Image Processing

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Monolithic CMOS Power Supply for OLED Display Driver / Controller IC

HEVC: Future Video Encoding Landscape

LOW POWER AND AREA-EFFICIENT SHIFT REGISTER USING PULSED LATCHES

HIGH PERFORMANCE AND LOW POWER ASYNCHRONOUS DATA SAMPLING WITH POWER GATED DOUBLE EDGE TRIGGERED FLIP-FLOP

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

Transcription:

NDIA Army Science and Technology Conference EWA Government Systems, Inc. PITCH DECK Biologically-Inspired Processor for Ultra-Low Power Audio and Video Surveillance Applications Presented by Lester Foster and Dirk Niggemeyer

Company EWA Government Systems Inc. Electronic Warfare Associates (EWA) Inc., was founded in 1977 to perform electronic warfare assessments for the US Government and transformed into a subsidiary EWA Government Systems Inc. in 2002. Our semiconductor development technology was developed in response to the challenge described in the Army SBIR topic no. A12-106, entitled Bio-Inspired Semiconductor Technology. We have approximately 200 members on staff across multiple subsidiaries and joint ventures. Small Veteran-Owned Business (SVOB) EWA CEO and Founder: Carl Guerreri EWA GSI Subsidiary President: Brian Moore EWA and EWA GSI Chief Technology Officer: Lester Foster, Ph.D. EWA Principal Engineer: Dirk Niggemeyer, Dr.-Engr. 2

Problem/Opportunity Audio and video pattern recognition for surveillance applications Classify sensor output to known patterns to identify content of interest. Autonomous target classification and identification. Useful with defense, security and law enforcement applications. Neural Network solutions successfully demonstrated pattern recognition Employ processes similar to mammalian brain activities. Implementation in software on standard processors requires substantial memory and power ( Brute Force processing). Excessive processor power required (10s of watts); not battery friendly. Excessive training data required before networks can be deployed. Current processor technology utilizes transistors & Boolean binary logic Reached the end of Moore s Law (IC performance doubling every 18 months). New approaches are required to increase computer processing performance. Opportunity for new processors based upon neural networks 3

Technology Compact Artificial Neural Network (ANN) Integrated Circuit Processor Core Compact ANN topology capable of 2-D circuitry layout employing a 32x32 pixel processing tile Processing tiles scan across entire image for image recognition. Larger tiles can be downscaled into processing tile during image scanning. Processing tiles scan audio spectral plots of overlapping short time increments. Memristors, a new electronic device, are used to program processor to correlate patterns. Integrated with conventional processors, e.g., ARM cores, for hybrid multicore processing. Potential to turn dumb cameras and audio collection sensors into smart low-power Architecture of the ANN Processor as a separate core with video input pre-processor of a multi-core processor sensors. 4

Key is Spiking Neuron Spiking neuron transmits information across neural network similarly to mammalian brain Upstream currents and pulses build charge and voltage on capacitor until threshold voltage is reached on transistor. Transistor fires short pulse which also flips switch to dump capacitive voltage to ground and resets the neuron. Higher frequency spiking rate implies brighter pixel in image processing on input layer. Convolutions in digital logic reduce to additions of spikes Replacing convolutions with weighted additions drastically reduces the power consumption of the neural network. Energy within each spike is very small: femtojoules (10-15 ) We have patented the conversion of digital data into spiking analog signals for spiking neural processing We are now optimizing the digital logic, e.g., data mover, to further reduce power consumption of the overall system.

Concepts for Use S m a r t V i d e o S e n s o r N e t w o r k i n g A p p l i c a t i o n s I n t e l l i g e n c e a n d L a w E n f o r c e m e n t A p p l i c a t i o n s Smart sensors save: 1-power to detect images of interest & 2-comms bandwidth to report detections Cloud Image Processing Server Farm Lower power demands of ANN processor to improve the processing efficiency of a cloud image server site from Megawatts to Kilowatts Internet 6

Results to Date Revolutionary ANN processor design Two patents to cover unique features of design. Ultra low power pattern recognition processing Image processing only requires tens of milliwatts to process imagery for objects of interest. Most power is consumed in the input digital data conversion to analog spiking signals of neural processing. Minimal power processing through network. Software application to train or program pattern recognition into ANN processor core Convert dumb sensors to smart sensors Image processing at camera source eliminates imagery data overloads on networks. Processing power negligible compared to sensor. Lower comms bandwidth to relay only interesting data. Processor can be integrated in any platform from smartphones to video and audio collection processing servers Images used to train the ANN to recognize AK-47 Rifles from random pictures off the internet Performance: Probability of Detection at 90% 7

Comparison to Conventional Processors EWA GSI s ANN Processor Solution Artificial Neural Network (ANN) Processor programmed with training application Fast processing of imagery, 1 microsecond to process 32x32 pixel image tile Spiking neurons and network synapses High End Conventional Technology Approach Conventional multi-core processor with operating system and state-ofthe-art Yolo-2 pattern recognition application Real-time processing requires significant processing power Neural network coded with conventional software <33 milliwatts to process 720P HDMI video at 60 frames per second 10s of watts to process 720P HDMI video at 60 frames per second Demonstrated 90% probability of detection for targeted items Probability of detection was estimated at 78% 8

ANN Development Team ANN Processor Core Development Team Key Players: Program Manager and Chief Technology Officer: Lester Foster PhD (EWA GSI) Principal Investigator and Principal Engineer: Dirk Niggemeyer, Dr.- Engr. (EWA GSI) ANN Consultant and President: Elizabeth Rudnick PhD (Imaginic, Inc.) Memristor Research Lead and Associate Professor: Nathaniel Cady PhD (University of Albany, SUNY) Our team is sufficient & complete to develop the revolutionary ANN processor to TRL 6 9

Contact POC information Lester Foster PhD 13873 Park Center Road, Suite 500 Herndon, VA 20171 (703) 904-5087 (o), (703) 789-3263 (m) lfoster@ewa.com www.ewa-gsi.com www.ewa.com 10