System: status and evolution. Javier Serrano

Similar documents
Accelerator Controls Part2: CERN central timing system

Information here generates the timing configuration and is hence the definitive source. The situation is quite volatile, new events and telegram

Digital BPMs and Orbit Feedback Systems

CMS Tracker Synchronization

RF2TTC and QPLL behavior during interruption or switch of the RF-BC source

Improvements to Boundary Clock Based Time Synchronization through Cascaded Switches. Sihai Wang Samsung Electronics

Upgrading LHC Luminosity

Features of the 745T-20C: Applications of the 745T-20C: Model 745T-20C 20 Channel Digital Delay Generator

Trigger-timing signal distribution system for the KEK electron/positron injector linac

Trigger synchronization and phase coherent in high speed multi-channels data acquisition system

DIGITAL TRANSMISSION MEASURING INSTRUMENTS

Linac 4 Instrumentation K.Hanke CERN

IT S ABOUT (PRECISION) TIME

G0 Laser Status Parity Controls Injector Diagnostics

CERN S PROTON SYNCHROTRON COMPLEX OPERATION TEAMS AND DIAGNOSTICS APPLICATIONS

GFT Channel Slave Generator

CMS Conference Report

Development of an Abort Gap Monitor for High-Energy Proton Rings *

GFT Channel Digital Delay Generator

Synchronization Issues During Encoder / Decoder Tests

1 Digital BPM Systems for Hadron Accelerators

BABAR IFR TDC Board (ITB): requirements and system description

Ordinary Clock (OC) Application Service Interface

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

University of Arizona January 18, 2000 Joel Steinberg Rev. 1.6

LHC Nominal injection sequence

BABAR IFR TDC Board (ITB): system design

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

2008 JINST 3 S LHC Machine THE CERN LARGE HADRON COLLIDER: ACCELERATOR AND EXPERIMENTS. Lyndon Evans 1 and Philip Bryant (editors) 2

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

VTU NOTES QUESTION PAPERS NEWS RESULTS FORUMS Registers

TRANSVERSE DAMPING AND FAST INSTABILITIES

Primary Reference Clocks (PRC/SSU)

Registers and Counters

Status of CTF3. G.Geschonke CERN, AB

Commissioning of Accelerators. Dr. Marc Munoz (with the help of R. Miyamoto, C. Plostinar and M. Eshraqi)

Procedures for the Commissioning of the Beam Interlock System for the CNGS and SPS-LHC Transfer Lines

Front End Electronics

Status of the X-ray FEL control system at SPring-8

J-PARC timing system

Brilliance. Electron Beam Position Processor

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

Registers and Counters

COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

STATUS AND CONCEPTUAL DESIGN OF THE CONTROL SYSTEM FOR THE HEAVY ION THERAPY ACCELERATOR FACILITY HICAT

LHCb and its electronics. J. Christiansen On behalf of the LHCb collaboration

Local Trigger Electronics for the CMS Drift Tubes Muon Detector

LCLS RF Reference and Control R. Akre Last Update Sector 0 RF and Timing Systems

2 Work Package and Work Unit descriptions. 2.8 WP8: RF Systems (R. Ruber, Uppsala)

MC9211 Computer Organization

CHAPTER1: Digital Logic Circuits

DIGITAL BROADCASTING. Implementation of new services and their position in Multimedia World

RF considerations for SwissFEL

The ATLAS Tile Calorimeter, its performance with pp collisions and its upgrades for high luminosity LHC

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) COUNTERS

Therefore, HDCVI is an optimal solution for megapixel high definition application, featuring non-latent long-distance transmission at lower cost.

SPG700 Multiformat Reference Sync Generator Release Notes

Agilent Technologies Pulse Pattern and Data Generators Digital Stimulus Solutions

Status of SOLARIS. Paweł Borowiec On behalf of Solaris Team

Hands-On Real Time HD and 3D IPTV Encoding and Distribution over RF and Optical Fiber

TTC machine interface (TTCmi) User Manual

The Backlog The Scope The Approach The Trends

A Timing System Application using White Rabbit

CLEX (CLIC Experimental Area)

Lecture 14: Computer Peripherals

LHC Beam Instrumentation Further Discussion

THE ARCHITECTURE, DESIGN AND REALISATION OF THE LHC BEAM INTERLOCK SYSTEM

HDMI 1.3 Demystified

Timing Needs in Cable Networks. Yair Neugeboren Director System Architecture, CTO Group, Network and Cloud, ARRIS WSTS 2017

SPG8000A Master Sync / Clock Reference Generator Release Notes

Libera Hadron: demonstration at SPS (CERN)

Final Exam review: chapter 4 and 5. Supplement 3 and 4

Timing Modules. Connect Frequency Control Timing Modules

Optical Link Evaluation Board for the CSC Muon Trigger at CMS

Low Level RF for PIP-II. Jonathan Edelen LLRF 2017 Workshop (Barcelona) 16 Oct 2017

FIRST SIMULTANEOUS TOP-UP OPERATION OF THREE DIFFERENT RINGS IN KEK INJECTOR LINAC

The Pixel Trigger System for the ALICE experiment

Electronics procurements

VOB - data over Video Overlay Box

North Damping Ring RF

ISELED - A Bright Future for Automotive Interior Lighting

Soft x-ray optical diagnostics, concepts and issues for NGLS

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Chapter 9: Shift Registers

CONTROL OF THE LOW LEVEL RF SYSTEM OF THE LARGE HADRON COLLIDER

ECEN454 Digital Integrated Circuit Design. Sequential Circuits. Sequencing. Output depends on current inputs

HEB

Towards an X-Band Power Source at CERN and a European Structure Test Facility

Quiz #4 Thursday, April 25, 2002, 5:30-6:45 PM

CBF500 High resolution Streak camera

Synchronization of the CMS Cathode Strip Chambers

C ch optical MADI & AoIP I/O. MASTER mode: A C8000 frame may be clocked via MADI input or AES67 network. AoIP Dante Brooklin II OEM module

Test Beam Wrap-Up. Darin Acosta

Lecture 12. Amirali Baniasadi

3Gb/s, HD, SD embedded domain Dolby E/D/D+ decoder and to Dolby E encoder with audio shuffler and optional audio description processor

A HIGH-POWER SUPERCONDUCTING H - LINAC (SPL) AT CERN

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-III SEQUENTIAL CIRCUITS

Data Pattern Generator

Paul Rubinov Fermilab Front End Electronics. May 2006 Perugia, Italy

The Discussion of this exercise covers the following points:

Transcription:

CERN General Machine Timing System: status and evolution Javier Serrano CERN AB-CO-HT 15 February 2008

Outline Motivation Why timing systems at CERN? Types of CERN timing systems. The General Machine Timing System General topology. Sequencing. The timing renovation project Why? How?

Why timing systems at CERN? CERN is like a factory: its end products are BEAMS. Manufacturing a beam requires a series of sequential cycles in cascaded accelerators. Orchestrating this process we have the Central Beam and Cycle Manager, sending messages out. Receivers react on these messages by producing interrupts/front panel pulses.

The LHC Proton Injector Chain Strongly time coupled CNGS R1 LHC TI8 Dump TCLP Linac PSB CPS SPS D3 Dump SPS Dump TI2 Dump R2 LHC

CERN accelerator network sequenced by central timing generator LHC.... Experimental area SPS CPS Experimental area PSB Experimental Area

Types of CERN timing systems General Machine Timing (GMT) Based on UTC-synchronous 40.000 MHz. 500 kbit/s over fiber and twisted pair (RS-422). Granularity: 1 ms. Jitter < 1 ns. Beam Synchronous Timing (BST) Based on TTC technology (see below). Encodes messages in TTC data channel using bunch crossing frequency for LHC (40.079 MHz). Fiber-based. Granularity: 1 LHC revolution (89 μs). Jitter < 1ns. Timing Trigger and Control (TTC) Technology to multiplex Revolution tick and data in a single stream. Experiments use it without data to have better clock recovery.

GPS Symmetricom CS4000 portable Atomic Clock UTC Time and GPS RS485 Timing CERN UTC Time GPS One pulse per Second Symmetricom XLI Delay 25ns steps Timing receiver CTR PLL One pulse per Second Phase locked 10MHz PPS 40MHz 10 MHz 1KHz Synchronization module in each timing generator crate 40MHz PLL Set once on startup & on Leap Seconds Basic Period 1200/900/600 ms Advanced (100us) One pulse per Second Synchronized 1KHz (slow timing clock) Phase locked 10MHz Control System Phase looked 40 MHz Event encoding clock External events UTC time (NTP or GPS) Event tables MTT Multitask Timing Generator MTT RS485 Timing CERN UTC Time

CBCM Sequence Manager

The MTG Inputs BCDs External conditions Timing description (CTIM) External timings FiDo programs Outputs Telegrams events Timing events Time events...

The timing renovation project: why? Lack of bi-directionality in GMT: Forces us to have a parallel data path (technical network) for control and diagnostics forces us to support only platforms with an embedded d computing engine. Cabling g delay compensation cannot be done automatically need for costly/unreliable measurement campaigns. Lack of bandwidth in GMT 500 kb/s current rate was chosen for backwards compatibility. Forces us to have different networks for different accelerators cabling and software hassle.

The timing renovation project: how? Identify commonalities with other projects, then launch collaborative effort. Promising enabling technologies: Ethernet and PTP. Bidirectional optical links, with active or passive fan-outs. Boundary conditions: Be as standard as reasonably possible. End up with a completely open source product. Open issues: Time scheduled vs. event based systems. Unclear advantages of plain Ethernet + protocol stack. How to mix companies and open source?