Optimization and Emulation Analysis on Sampling Model of Servo Burst

Similar documents
Investigation of Digital Signal Processing of High-speed DACs Signals for Settling Time Testing

Interfacing Analog to Digital Data Converters. A/D D/A Converter 1

The Design of Teaching Experiment System Based on Virtual Instrument Technology. Dayong Huo

International Journal of Engineering Research-Online A Peer Reviewed International Journal

IC Design of a New Decision Device for Analog Viterbi Decoder

Point System (for instructor and TA use only)

Experiment 9 Analog/Digital Conversion


DELTA MODULATION AND DPCM CODING OF COLOR SIGNALS

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Digital Fundamentals. Introduction to Digital Signal Processing

All-Optical Flip-Flop Based on Coupled SOA-PSW

LabView Exercises: Part II

4 MHz Lock-In Amplifier

Research on sampling of vibration signals based on compressed sensing

DESIGN AND ANALYSIS OF COMBINATIONAL CODING CIRCUITS USING ADIABATIC LOGIC

Research Results in Mixed Signal IC Design

PEP-II longitudinal feedback and the low groupdelay. Dmitry Teytelman

Introduction to Data Conversion and Processing

Low-Noise, High-Efficiency and High-Quality Magnetron for Microwave Oven

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 65 MSPS DUAL ADC

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT /12/14 BIT 10 TO 105 MSPS ADC

LOW POWER DIGITAL EQUALIZATION FOR HIGH SPEED SERDES. Masum Hossain University of Alberta

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

KONRAD JĘDRZEJEWSKI 1, ANATOLIY A. PLATONOV 1,2

2 MHz Lock-In Amplifier

Equivalence Checking using Assertion based Technique

Techniques for Extending Real-Time Oscilloscope Bandwidth

Assessing and Measuring VCR Playback Image Quality, Part 1. Leo Backman/DigiOmmel & Co.

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

VLSI Chip Design Project TSEK06

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Dithering in Analog-to-digital Conversion

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

1ms Column Parallel Vision System and It's Application of High Speed Target Tracking

BTV Tuesday 21 November 2006

32 G/64 Gbaud Multi Channel PAM4 BERT

Model Identification of Displacement Controlled Linear Actuator in Hydraulic System

Is the Golden Age of Analog circuit Design Over?

GALILEO Timing Receiver

A MISSILE INSTRUMENTATION ENCODER

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

2 MHz Lock-In Amplifier

Digital Lock-In Amplifiers SR850 DSP lock-in amplifier with graphical display

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

An Improved Recursive and Non-recursive Comb Filter for DSP Applications

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

Real-time QC in HCHP seismic acquisition Ning Hongxiao, Wei Guowei and Wang Qiucheng, BGP, CNPC

LFSR Counter Implementation in CMOS VLSI

Status of readout electronic design in MOST1

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

THE DIAGNOSTICS BACK END SYSTEM BASED ON THE IN HOUSE DEVELOPED A DA AND A D O BOARDS

Research on Control Strategy of Complex Systems through VSC-HVDC Grid Parallel Device

SDR Implementation of Convolutional Encoder and Viterbi Decoder

Precision testing methods of Event Timer A032-ET

Supplementary Information for manuscript of

DIGITAL ELECTRONICS MCQs

Technology of high-speed storage for target signal based on ARM7 + double NAND memory

Chapter 1. Introduction to Digital Signal Processing

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

Duobinary Transmission over ATCA Backplanes

What to look for when choosing an oscilloscope

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

Note 5. Digital Electronic Devices

Synthesized Clock Generator

Power Reduction Techniques for a Spread Spectrum Based Correlator

CMOS Low Power, High Speed Dual- Modulus32/33Prescalerin sub-nanometer Technology

AN-605 APPLICATION NOTE

Chapter 60 Development of the Remote Instrumentation Systems Based on Embedded Web to Support Remote Laboratory

PEP-I1 RF Feedback System Simulation

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

inter.noise 2000 The 29th International Congress and Exhibition on Noise Control Engineering August 2000, Nice, FRANCE

DIGITAL INSTRUMENTS S.R.L. SPM-ETH (Synchro Phasor Meter over ETH)

Politecnico di Torino HIGH SPEED AND HIGH PRECISION ANALOG TO DIGITAL CONVERTER. Professor : Del Corso Mahshid Hooshmand ID Student Number:

Clock Jitter Cancelation in Coherent Data Converter Testing

Improved Synchronization System for Thermal Power Station

TSG 90 PATHFINDER NTSC Signal Generator

Robert Alexandru Dobre, Cristian Negrescu

EarStudio: Analog volume control. The importance of the analog volume control

Experiment 13 Sampling and reconstruction

Research Article. ZOOM FFT technology based on analytic signal and band-pass filter and simulation with LabVIEW

A NEW LOOK AT FREQUENCY RESOLUTION IN POWER SPECTRAL DENSITY ESTIMATION. Sudeshna Pal, Soosan Beheshti

Introduction to Mechatronics. Fall Instructor: Professor Charles Ume. Analog to Digital Converter

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

Precise Digital Integration of Fast Analogue Signals using a 12-bit Oscilloscope

Digital Correction for Multibit D/A Converters

Skip Length and Inter-Starvation Distance as a Combined Metric to Assess the Quality of Transmitted Video

Digital Audio Design Validation and Debugging Using PGY-I2C

Reconfigurable Neural Net Chip with 32K Connections

INC 253 Digital and electronics laboratory I

Design Studies For The LCLS 120 Hz RF Gun Injector

Specification of interfaces for 625 line digital PAL signals CONTENTS

UNIT V 8051 Microcontroller based Systems Design

About... D 3 Technology TM.

Research on Color Reproduction Characteristics of Mobile Terminals

Transcription:

2011 International Conference on Computer Science and Information Technology (ICCSIT 2011) IPCSIT vol. 51 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V51.35 Optimization and Emulation Analysis on Sampling Model of Servo Burst Signal in Read/ Write Channel of Magnetic Storage Qingdong Wang a, *, Changsheng Xie b, Dexiu Huang b Chun Liu b a Dep. of computer science, HUST, Wuhan Hubei, P.R. China b Dep. of optoelectronic storage, WNLO, Wuhan Hubei, P.R. China Abstract. In order to calculate the servo position error signal (PES) in the servo system, it is necessary to make high precision sampling and FFT calculation for the burst signal. Most designer s adopt 6bits ADC converter in the read write channel servo system of hard drive controller chip 88i6310 to cost down, and both servo system and signal system share the sampling circuit. Because of the quantitative noise disturbing during the sampling process, it is not enough to use 6bits ADC converter for the serve burst signal, and significant error exist for t he burst signal with the FFT calculation. This paper analyzed the existing servo over-sampling model via quantitative error model firstly, and provided the enhanced servo system sampling model. The simulation shows that, the enhanced solution reduces the average quantitative error from 0. 38 LSB to 0.14LSB, and improves the resolution of ADC converter from 7.5 bits to 8.8 bits. Keywords: Magnetic Recording, Read/Write channel, Servo signal, Resampling signal, Data storage 1. Introduction With the fast development of information technology, the demand to high capability data storage and high speed data transmission is hugely increased, and the recording density and transmission speed are also growing fast. Read/write channel is the important part of information storage system as figure 1, the data produced by PC or downloaded from internet goes into the read/write channel through adapter and controller and then be recorded in the storage medium through the signal conversion device (magnetic head or optical head), we call this as the write data process. The inverse process is read the data [1, 2], to read the information in the storage medium through the signal conversion device (read the wave form), and change into pulse sequence through read/write channel, and then the mixed sequence with data and clock pulse will be recovered into the original state by decoding of controller, and finally input into the master or network server through I/O port, so the user can use it. The high-efficient and reasonable read-write channel design not only can increase the recording density but also can increase transmission speed of data efficiently. Master Adapter Controller Read/Write Channel Signal Convert Channel Storage Medium Fig. 1. Data Channel The traditional longitudinal recording medium is challenged by gradually increasing record density. Firstly, the higher density is accompanied with the shorter record wave and the stronger degaussing field of record position, which result in the instability of record of signal. In order to increase the density of record and enhance of the reliability of high-density information, traditionally, we decrease the degaussing field by * Corresponding author. Qingdong Wang. E-mail address: wangqingdong@tom.com. 191

increasing the coercive force Hc of medium, and reducing magnetic layer (reduce the Mrt). Secondly, now the density and transmission speed is high, the precision and stability of sampling clock makes the channel sampling difficult, so it is necessary to improve the current sampling models. The sampling circuit composited by ADC adapter and recovery circuit of servo clock are two parts of servo system clock. In the servo system, it needs the high-precision sampling for servo burst signal and calculate by FFT, in order to calculate the position error signal (PES). But from the literature, now most of companies not only adopt 6bit ADC adapter in the read-write channel servo system just as Marvel 88i6310controller chipset, but also servo system and data signal are sharing the same sampling circuit. Because it will produce the quantization noise while sampling, the 6bit resolution ADC adapter is not enough for servo burst signal, and it will introduce big error by burst signal after FFT calculations. So we have to solve this problem efficiently by studying the new servo system sampling model, and improve the FFT calculation efficiently. 2. Over sampling model of channel servo burst signal Over sampling is based on the following assumption: general quantization noise power (variance) of one ADC equals to square of least significant digit (LSB) of adapter and then divide by 2, namely general quantization noise power = ( LSB value) / 12. We also assume that the quantization noise value is real and random for over sampling, so this means quantization noise has a smooth frequency spectrum in the range of frequency.for example Marvell88i6310 controller chipset use the ADC converter in data channel to sample and quantize the burst signal, and then the digit burst signal will be added through the adder and stored to the register as the position error signal. The resolution of position error signal of burst signal is decided by the quantization error of sampling. The average of quantization error is: E ave ek n (1) In the formula, n means the point of sampling, ek means the quantization error of burst signal. When the sampling clock is asynchronous, the quantization error of each sampling point are distributed between -0. 3LSB and + 0. 3LSB. Relative to quantization error of each sampling, it can reduce the average value of quantization error by asynchronously sampling the burst signal[1,3-5]. The average quantization error changes while the amplitude and sampling time change. It is necessary to change these changes for the valid quantization errors. And the valid resolution is calculated as: y x log 2 EQ Eq means the range of change of average quantization error, and x is the bit number of ADC converter. In order to obtain the valid quantization error, the amplitude and sampling error of burst signal can be calculated by simulation. Table 1 contains the simulation conditions, and Figure2 is the average quantization error for burst signal sampling. The valid resolution can be calculated by Formula (2). (2) Fig. 2. Range of change of average quantization error 192

Table 1. Simulation conditions ADC burst signal figure burst signal figure Sampling phase Signal amplitude 6bits,250[mVopd] full range sine wave 3T pattern( 100100 ) 0~ 2π 25~ 250[mVopd] 3. Problems in over sampling of servo burst signal To increase the sampling points can distribute the quantization error uniformly and reduce the range of average quantization error. Figure 3 shows the relationship between sampling points and resolution. It can be seen that although the sampling points continue increasing, the valid resolution gets saturated at 7.5 bits. 8.0 Vaid resolution (bit) 7.5 7.0 6.5 6.0 0 20 40 60 Sampling points Fig. 3. Sampling frequency and valid resolution simulation 4. Model of over sampling of servo burst signal of improved channel Figure4 shows the schematic diagram of improved burst signal sampling compared with the traditional solution,the new solution has the following improvements. 1) Append a level of wave form rectifier between analog filter and ADC converter. Before sampling of burst signal, let the burst signal pass through the rectifier to change from [- V, + V] into [0, + V], while the data signal and servo signal don t pass through the rectifier. The switching of signal is realized by recognizing the identifier of servo address. When sampling for the burst signal, the dynamic range of ADC converter reduces to a half, it means the burst signal has been improved by 1 bit compared to other signals. 2) The sampling time of burst signal reduces by half, and this will also reduce the change of sampling phase, and the range of quantization error. Filter Switch ADC converter FIR Process Switch Adder Latch Register Sequencer I/n Voltage controlled oscillator Fig. 4. Frame of improving over sampling 193

0.14LSB ADC Dynamic Range AD Dynamic Range Figure5 shows the sampling curve of new sampling for circuit signal. When ADC converter samples the burst signals, the dynamic range of sampling reduces by half and sampling frequency doubles compared other signal sampling, so the resolution of burst signal are also doubled. +V1 Gray Code +V1 Burst Signal 0 Sampling clock -V1 Fig. 5. Comparison of sampling of serve position error signal and other signal 5. Analysis of sampling simulation of burst signal of improved channel Figure 6 shows the result of quantization error of sampling the burst signal. The amplitude of burst signal is 25mV to 250mV, and sampling phase is 0~ 2 π. The sampling points of traditional sampling solution is 64, while the new solution is128. The average quantization error of new sampling is 0. 14LSB, but it is 0. 38 LSB for the traditional solution. According to Formula (2) we can calculate that the resolution of ADC converter of new solution reaches 8.8bits. +0.3 0-0.3 0 50 100 150 200 250 Fig. 6. Range of quantization error of new sampling solution 6. Conclusion This article is about the quantization noises produced when sampling. For servo burst signal, 6bits ADC converter is not enough to constrain the problem of big error of burst signal after FFT calculation, This paper analyzes the current over sampling model of servo system based on sampling quantization error model, and present the idea of over sampling model of improved servo system. The simulation results show that average quantization error reduces from 0.38 LSB to 0.14 LSB and resolution of ADC converter raises from 7.5bit to 8.8 bit by the improved sampling solution, which prove the efficient and improvement. 7. Acknowledgements This work is financially supported by National 973. Program (contract No. 2011CB302303) and National 863. Project (contract No. 2009AA01A402). 8. References [1] Bliss W G, Du L, Karas anb hai M. Digit al ser vo d emodulat ion in a digit al read ch ann el. IEEE Transactions on Magnetics, 1998, 34( 1) : 90 100 [2] Abramovit ch D Y. Customizable coherent servo demodulation for disk drives. IEEE / ASME Transact ions on Mechatronics, 1998, 3( 3) : 184-193 194

[3] Wang Nian Xu, etc. DSP basics and application system design. Beihang University Press. [4] Thapar H, Lee Sang-S oo, Conroy C, et al. Hard Disk Drive Read Channel s: Technology and Trends % IEEE Sol id States Circuit s Society. Proceedings of the IEEE Custom Integrated Circuit s Conference. San Diego: Institute of Electronics Engineers, Inc., 1999: 309-316 [5] Grochowski R, Hoyt R F. Future trends in hard disk drives. IEEE Transacti on s on Magnetics, 1996, 32(3): 1850-1854 195