CCD Element Linear Image Sensor CCD Element Line Scan Image Sensor

Similar documents
CCD 143A 2048-Element High Speed Linear Image Sensor

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

CCD220 Back Illuminated L3Vision Sensor Electron Multiplying Adaptive Optics CCD

ADVANCE INFORMATION TC PIXEL CCD IMAGE SENSOR. description

TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device) TCD132D

CCD Datasheet Electron Multiplying CCD Sensor Back Illuminated, 1024 x 1024 Pixels 2-Phase IMO

Photodiode Detector with Signal Amplification

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

AND9185/D. Large Signal Output Optimization for Interline CCD Image Sensors APPLICATION NOTE

Applications. l Image input devices l Optical sensing devices

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

NMOS linear image sensor

34MD Series. Motor/Driver Combination. User s Guide E. Landon Drive Anaheim, CA

Maintenance/ Discontinued

Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

IT T35 Digital system desigm y - ii /s - iii

Reading an Image using CMOS Linear Image Sensor. S.R.Shinthu 1, P.Maheswari 2, C.S.Manikandababu 3. 1 Introduction. A.

CAEN Tools for Discovery

CMOS linear image sensors


Camera Interface Guide

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

AND9191/D. KAI-2093 Image Sensor and the SMPTE Standard APPLICATION NOTE.

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR NPTEL ONLINE CERTIFICATION COURSE. On Industrial Automation and Control

High Power ARNS/IFF Limiter Module: Ultra Low Flat Leakage & Fast Recovery Time

Converters: Analogue to Digital

16 Stage Bi-Directional LED Sequencer

FDTD_SPICE Analysis of EMI and SSO of LSI ICs Using a Full Chip Macro Model

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

MPPC modules. MPPC array modules for very-low-level light detection, 16 ch analog output. C13368/C13369 series (Analog output type)

Driver circuit for InGaAs linear image sensor

A MISSILE INSTRUMENTATION ENCODER

Challenges in the design of a RGB LED display for indoor applications

16-BIT LOAD CELL/DUAL STATUS INPUT

PSM-003. Micro Polarization Controller/Scrambler. User Guide

LED7706/7/8. LED drivers for backlighting and lighting applications.

GHZ to 43.5 GHz envelope detector

R Fig. 5 photograph of the image reorganization circuitry. Circuit diagram of output sampling stage.

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

BTV Tuesday 21 November 2006

Chapter 9 MSI Logic Circuits

TA2000B-x GHz Fast Pulse / Timing Preamplifier User Manual

DIGITAL ELECTRONICS MCQs

1 Power Protection and Conditioning

Flexible Electronics Production Deployment on FPD Standards: Plastic Displays & Integrated Circuits. Stanislav Loboda R&D engineer

KAI-4021 IMAGE SENSOR 2048 (H) X 2048 (V) INTERLINE CCD IMAGE SENSOR JUNE 9, 2014 DEVICE PERFORMANCE SPECIFICATION REVISION 1.

Chapter 7 Memory and Programmable Logic

A pixel chip for tracking in ALICE and particle identification in LHCb

XC-77 (EIA), XC-77CE (CCIR)

Lecture 1: Circuits & Layout

11. Sequential Elements

EECS150 - Digital Design Lecture 2 - CMOS

PICOSECOND TIMING USING FAST ANALOG SAMPLING

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

Release Notes for LAS AF version 1.8.0

TOSHIBA CCD Linear Image Sensor CCD (Charge Coupled Device) TCD2719DG

Maintenance/ Discontinued

GaAs MMIC Double Balanced Mixer

Driver circuit for CCD linear image sensor

Quadruple, 2:1, Mux Amplifiers for Standard-Definition and VGA Signals

Readout techniques for drift and low frequency noise rejection in infrared arrays

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

MAX11503 BUFFER. Σ +6dB BUFFER GND *REMOVE AND SHORT FOR DC-COUPLED OPERATION

VU Mobile Powered by S NO Group

A High-Speed CMOS Image Sensor with Column-Parallel Single Capacitor CDSs and Single-slope ADCs

DEMO MANUAL DC2668A LTC5552 3GHz to 20GHz Microwave Mixer with Wideband DC to 6GHz IF BOARD PHOTO

MULTIDYNE INNOVATIONS IN TELEVISION TESTING & DISTRIBUTION DIGITAL VIDEO, AUDIO & DATA FIBER OPTIC MULTIPLEXER TRANSPORT SYSTEM

GaAs, MMIC Fundamental Mixer, 2.5 GHz to 7.0 GHz HMC557A

InGaAs multichannel detector head

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

Colour Explosion Proof Video Camera USER MANUAL VID-C

Review Report of The SACLA Detector Meeting

LUDLUM MODEL 43-5 ALPHA SCINTILLATOR. March 2011

Driver circuit for CMOS linear image sensor

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

CMOS linear image sensor

UNIT V 8051 Microcontroller based Systems Design

Driver circuit for CCD linear image sensor

3-D position sensitive CdZnTe gamma-ray spectrometers

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

T sors, such that when the bias of a flip-flop circuit is

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

GaAs MMIC Double Balanced Mixer

NTE1416 Integrated Circuit Chrominance and Luminance Processor for NTSC Color TV

6 GHz to 26 GHz, GaAs MMIC Fundamental Mixer HMC773A

Model 579 Fast-Filter Amplifier Operating and Service Manual

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Maintenance/ Discontinued

Comparison of SONY ILX511B CCD and Hamamatsu S10420 BT-CCD for VIS Spectroscopy

Operating Manual Ver.1.1

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Decade Counters Mod-5 counter: Decade Counter:

OV µm Pixel Size Back Side Illuminated (BSI) 5 Megapixel CMOS Image Sensor

V6118 EM MICROELECTRONIC - MARIN SA. 2, 4 and 8 Mutiplex LCD Driver

The hybrid photon detectors for the LHCb-RICH counters

Laboratory 10. Required Components: Objectives. Introduction. Digital Circuits - Logic and Latching (modified from lab text by Alciatore)

2. Depletion MOSFET (DE-MOSFET).

PCI Express JPEG Frame Grabber Hardware Manual Model 817 Rev.E April 09

Transcription:

1024-Element Linear Image Sensor CCD 134 1024-Element Line Scan Image Sensor FEATURES 1024 x 1 photosite array 13µm x 13µm photosites on 13µm pitch Anti-blooming and integration control Enhanced spectral response (particularly in the blue region) Improved low-light performance over CCD133A Low dark signal High responsivity High-speed operation On-chip clock drivers Dynamic range typical: 7500:1 Over 1V peak-to-peak outputs Dark and white references contained in sample-and-hold outputs RoHS Compliant Special selections available - consult factory GENERAL DESCRIPTION The is a 1024-element line image sensor designed for industrial measurement, telecine, and document scanning applications which require high resolution, high sensitivity and high data rate. The incorporation of on-chip antiblooming and integration control allow the to be extremely useful in an industrial measurement and control environment or environments where lighting conditions are difficult to control. The is similar to the CCD133A except for the additional features of anti-blooming and integration control. The is a third generation device having an overall improved performance compared with first and second generation devices, including enhanced blue response and excellent low light level performance. The device incorporates on-chip clock driver circuitry and is capable of high-speed operation up to a 20MHz data rate. The photoelement size is 13µm (0.51 mils) x 13µm (0.51 mils) on 13µm (0.51 mils) centers. The device is manufactured using Fairchild Imaging advanced charge-coupled device n-channel isoplanar buried-channel technology. 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 1 of 10

1024-Element Linear Image Sensor FUNCTIONAL DESCRIPTION The consists of the following functional elements illustrated in the Block Diagram and Circuit Diagram (Fig.1). Photosites A row of 1024 image sensor elements separated by a diffused channel stop and covered by a silicon dioxide surface passivation layer. Image photons pass through the transparent silicon creating hole-electron pairs. The photon generated electrons are accumulated in the photosites. The amount of charge accumulated in each photosite is a linear function of the incident illumination intensity and the integration period. The output signal will vary in an analog manner from a thermally generated background level at zero illumination to a maximum at saturation under bright illumination. Transfer Gates This gate is a structure adjacent to the row of image sensor elements. The charge packets accumulated in the photosites are transferred in parallel via the transfer gate to the transport shift registers whenever the transfer gate voltage goes high. Alternate charge packets are transferred to the A and B transport registers. Four 529 Bit Analog Transport Shift Registers Two registers are on each side of the line of image sensor elements and are separated from it by the transfer gate. The two inside registers, called the transport shift registers, are used to move the light generated charge packets delivered by the transfer gates serially to the charge detector amplifier. The complementary phase relationship of the last elements of the two transport registers provides for alternate delivery of charge packets at the output amplifiers. The outer two registers serve to reduce peripheral electron noise in the inner shift registers. Two-Gated Charge Detector/Amplifiers Charge packets are transported to a precharged capacitor whose potential changes linearly in response to the quantity of the signal charge delivered. This potential is applied to the input gate of the two-stage NMOS amplifiers producing a signal at the output Vout pins. The sampleand-hold gate is a switching MOS transistor in the output amplifier that allows the output to be delivered as a sample-and-hold waveform. The diode is recharged internally before the arrival of each new signal charge-packet from the transport shift register. Integration and Anti-Blooming Control In many applications the dynamic range in parts of the image is larger than the dynamic range of the CCD, which may cause more electrons to be generated in the photosite area than can be stored in the CCD shift register. This is particularly common in industrial inspection and satellite applications. The excess electrons generated by bright illumination tend to bloom or spill over to neighboring pixels along the shift register, thus smearing the information. This smearing can be eliminated using two methods: Anti-Blooming Operation: A DC voltage applied to the integration control gate (approximately 5 to 7 volts) will cause excess charge generated in the photosites to be diverted to the anti-blooming sink (VSINK) instead of the shift registers. This acts as a clipping circuit for the CCD output (see Fig. 2). Integration Control Operation: Variable integration times which are less than the CCD exposure time may be attained by supplying a clock to the integration control gate. Clocking IC reduces the photosite signal in all photosites by the ration t EXPOSURE/ t INT. Greater than 10:1 reduction in the average photosite signal can be achieved with integration control. The integration-control and anti-blooming features can be implemented simultaneously. This is done by setting the IC clock-low level to approximately 5 to 7 volts. 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 2 of 10

1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 3 of 10

1024-Element Linear Image Sensor DEFINITION OF TERMS Charge-Coupled Device A Charge-coupled device is a semiconductor device in which finite isolated charge-packets are transported from one position in the semiconductor to an adjacent position by sequential clocking of an array of gates. The chargepackets are minority carriers with respect to the semiconductor substrate. Sample-and Hold Clock SHCA, SHCB) - The voltage wave form for triggering the sample-and-hold gates in the output amplifiers to create a continuous sampled video signal at the output. The sample-andhold feature may be defeated by connecting SHCA and SHCB to VDD. Use of the internal sampleand-hold capability is possible for data rates upt to 13MHz. For use above 13MHz consult factory. Dark Reference Video output level generated from sensing elements covered with opaque metalization which provides a reference voltage equivalent to device operation in the dark. This permits use of external DC restoration circuitry. Isolation Cell This is a site on-chip producing an element in the video output that serves as a buffer between valid video data and dark reference signals. The output from an isolation cell contains no valid information and should be ignored. Dynamic Range The saturation exposure divided by the RMS temporal noise equivalent exposure. Dynamic range is sometimes defined in terms of peak-to-peak noise. To compare the two definitions a factor of four to six is generally appropriate in that peak-to-peak noise is approximately equal to four to six times RMS noise. RMS Noise Equivalent Exposure The exposure level that gives an output signal equal to the RMS noise level at the output in the dark. Saturation Exposures The minimum exposure level that will provide a saturation output signal. Exposure is equal to the light intensity times the photosite integration time. Charge Transfer Efficiency Percentage of valid charge information that is transferred between each successive stage of the transport registers. Responsivity The output signal voltage per unit exposure for a specified spectral type of radiation. Responsivity equals output voltage divided by exposure. Total Photoresponse Non-Uniformity The difference of the response levels of the most and the least sensitive element under uniform illumination. Measurement of PRNU excludes first and last elements. 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 4 of 10

Dark Signal - The output signal in the dark caused by thermally generated electrons that is a linear function of the integration time and is highly sensitive to temperature. Saturation Output Voltage - The maximum usable signal output voltage. Charge transfer efficiency decreases sharply when the saturation output voltage is exceeded. Integration Time - The time interval between the falling edge of the integration control clock and the falling edge of the transfer clock. The integration time is the time in which charge is accumulated in the photosites. Exposure Time - The time interval between the falling edge of the two transfer pulses (X) as shown in the timing diagram. The exposure time is the time between transfers of signal charge from the photosites into the transport registers. Pixel - A picture element (photosite). 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 5 of 10

1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 6 of 10

1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 7 of 10

1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 8 of 10

GENERAL NOTES: 1. White reference cell output signals will be approximately equal in height. This output can be reduced by connecting VEI to VDD. 2. The isolation cells may contain output signals as part of their buffer function. These signals should be disregarded. 3. Integration control clock (IC) omitted for clarity. Refer to Integration control clock timing diagram (Figure 3) for details. 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 9 of 10

1024-Element Linear Image Sensor WARRANTY Within twelve months of delivery to the end customer, Fairchild Imaging will repair or replace, at our option, any Fairchild Imaging camera product if any part is found to be defective in materials or workmanship. Contact factory for assignment of warranty return number and shipping instructions to ensure prompt repair or replacement. CERTIFICATION Fairchild Imaging certifies that all products are carefully inspected and tested at the factory prior to shipment and will meet all requirements of the specification under which it is furnished. This product is designed, manufactured, and distributed utilizing the ISO 9000:2000 Business Management System. 1801 McCarthy Blvd. Milpitas CA 95035 (800) 325-6975 www.fairchildimaging.com Rev A 10 of 10