April 1965 NUMBER OF COPIES: 75

Similar documents
JULY 1964 NUMBER OF COPIES: 75

ECB DIGITAL ELECTRONICS PROJECT BASED LEARNING PROJECT REPORT ON 7 SEGMENT DIGITAL STOP WATCH USING DECODER

VLA-VLBA Interference Memo No. 15

GS4882, GS4982 Video Sync Separators with 50% Sync Slicing

DIGITAL ELECTRONICS MCQs

A MISSILE INSTRUMENTATION ENCODER

Application Note AN-708 Vibration Measurements with the Vibration Synchronization Module

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Hour Meters / Timers, electronic

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Synthesis Technology E102 Quad Temporal Shifter User Guide Version 1.0. Dec

Digital Systems Principles and Applications. Chapter 1 Objectives

Magnetic tape storage sgstem for m rπr

BER MEASUREMENT IN THE NOISY CHANNEL

FLIP-FLOPS AND RELATED DEVICES

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

WINTER 15 EXAMINATION Model Answer

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

Digital Audio Design Validation and Debugging Using PGY-I2C

TYPICAL QUESTIONS & ANSWERS

Component Analog TV Sync Separator

EECS145M 2000 Midterm #1 Page 1 Derenzo

QUICK GUIDE COMPUTER LOGICAL ORGANIZATION - OVERVIEW

Chapter 14 D-A and A-D Conversion

PDW MARTHEL S.C. ul. Sosnowa 24-5, Bielany Wrocławskie Kobierzyce, POLAND tel , 12; fax MART-02:

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

WINTER 14 EXAMINATION

Flight Data Recorder - 10

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

Power Supply and Watchdog Timer Monitoring Circuit ADM9690

TIME SEQUENCE GENERATOR ( GIUSEPPE )

JOURNAL. T which measurements can be made with the. Two New Transistorized Frequency Counters HEWLETT-PACKARD

CESR BPM System Calibration

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

UNIVERSAL DIGITAL METER DC Volts and Amps AC RMS Volts and Amps Thermocouples and RTDs Process Signals Strain Gauge and Load Cell

1. Convert the decimal number to binary, octal, and hexadecimal.

Scanning System S-2100

ORDERING Page 6 BASLER RELAY STANDARDS, DIMENSIONS, ACCESSORIES Request bulletin SDA

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

... A COMPUTER SYSTEM FOR MULTIPARAMETER PULSE HEIGHT ANALYSIS AND CONTROL*

ZU 251. Incremental Counter Module With Analogue Output and Serial Interface. Operating Instructions. control motion interface

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

Major Differences Between the DT9847 Series Modules

OPERATOR S MANUAL MICRO SEVEN, INC MODEL LS15-C1 TELEPHONE LINE SIMULATOR

SIDC-6005 MICROWAVE WIDEBAND DOWNCONVERTER / TUNER UP TO

SDTV 1 DigitalSignal/Data - Serial Digital Interface

SERIAL HIGH DENSITY DIGITAL RECORDING USING AN ANALOG MAGNETIC TAPE RECORDER/REPRODUCER

AN5636K. SECAM/PAL signal conversion IC. ICs for TV. Overview. Features. Applications

Notes on Digital Circuits

Auxiliary states devices

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

MODULE 3. Combinational & Sequential logic

Technical Data. HF Tuner WJ-9119 WATKINS-JOHNSON. Features

STANDARDS CONVERSION OF A VIDEOPHONE SIGNAL WITH 313 LINES INTO A TV SIGNAL WITH.625 LINES

Digital Representation

Digital Stopwatch Timer Circuit Using 555timer and CD4033

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication

Ultra-Wideband Scanning Receiver with Signal Activity Detection, Real-Time Recording, IF Playback & Data Analysis Capabilities

4. ANALOG TV SIGNALS MEASUREMENT

Rec. ITU-R BT RECOMMENDATION ITU-R BT PARAMETER VALUES FOR THE HDTV STANDARDS FOR PRODUCTION AND INTERNATIONAL PROGRAMME EXCHANGE

Reducing Waste in a Converting Operation Timothy W. Rye P /F

Modular DAA with 2/4 Wire Convertor. XE0002D Block Diagram

General description. The Pilot ACE is a serial machine using mercury delay line storage

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

F90 Series (Rate Indicators / Controllers) INSTRUCTION MANUAL

Technical Note

GALILEO Timing Receiver

GREAT 32 channel peak sensing ADC module: User Manual

Sources of Error in Time Interval Measurements

SIDC-6003 MICROWAVE WIDEBAND DOWNCONVERTER / TUNER UP TO

Introduction to Mechatronics. Fall Instructor: Professor Charles Ume. Analog to Digital Converter

ENC - LKE51 - L I B

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Analogue Versus Digital [5 M]

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

MUHAMMAD NAEEM LATIF MCS 3 RD SEMESTER KHANEWAL

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

PROGRAMMABLE DC SOURCE VIEW RECORDERS Programmable DC Source FEATURES

PLC DRIVEN BAND SAW SHARPENER

Lab #5: Design Example: Keypad Scanner and Encoder - Part 1 (120 pts)

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

Decade Counters Mod-5 counter: Decade Counter:

Find the equivalent decimal value for the given value Other number system to decimal ( Sample)

DATASHEET EL4583A. Features. Applications. Pinout. Ordering Information. Sync Separator, 50% Slice, S-H, Filter, HOUT. FN7503 Rev 2.

B. Sc. III Semester (Electronics) - ( ) Digital Electronics-II) BE-301 MODEL ANSWER (AS-2791)

Torsional vibration analysis in ArtemiS SUITE 1

Time meter electronic

Operating instructions Electronic preset counter Type series 717

Display for the Virginia Museum of Science Digital Communications

Datasheet SHF A

Laboratory 8. Digital Circuits - Counter and LED Display

Movement Caliber Cal.5030D

Introduction. Serial In - Serial Out Shift Registers (SISO)

frequencies up to 100 cycles per second. The delay is required to be variable from 0.01 to 10 seconds, +5 milliseconds.

Maintenance/ Discontinued

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

Transcription:

NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virgini. Electronics Division Internal Report No 47 INTERFEROMETER DIGITAL OUTPUT SYSTEM Claude C. Bare April 1965 NUMBER OF COPIES: 75

INTERFEROMETER DIGITAL OUTPUT SYSTEM Claude C. Ba.re General The interferometer digital output system receives data from two voltage-to-frequency converters and from the delay switcher. The data is recorded on magnetic tape by the magnetic tape scanner under control of the interferometer digital output system. The output system also causes the scanner to record standard identification data (SID) at the beginning and the end of each scan. Prints The following digital drawings are required to understand and service this system: Interferometer Digital Output System DL 2350 Magnetic Tape Scanner - - - - - - - - - - DL 1950 Delay Switcher - - - - - - - - - - - - - - - - DL 2450 Clock Slave I - - - - - - - - - - - - - - - - - DL 2550 Operation and Timing The system is started by moving the switch to START. Refer to the block diagram in Figure 1. At the next 50 second mark the first SID will be recorded. At 00.09 seconds the fortran code, scan number, and the first data word are recorded. This data word represents VFC pulses from 59.99 to 00.09 seconds. Data is recorded each 100 milliseconds until the end of the minute. The SCAN COMPLETE signal that occurs at 59.94 (59.79 to 59.89 integration is recorded) initiates in IRG. The GAP light will burn

2 Operation and Timing (continued) during this interval each minute. The data recording process begins again at 00.09 if neither the switch has been moved to STOP nor the OFF TRACK signal has occurred. Switching to STOP inhibits the next START signal at 00.09 seconds. The STOP information is stored in the scanner as a T3 CORRECT TIME. After the IRG is completed the scanner records the last SID. A copy of Addendum 6 to the memo on "Format for Magnetie Tape at NRAO" is included at the end of this report for your convenience. This addendum covers the data word format in detail. Volt e-to-fre enc Converter Level and Ran_e Two Nixie displays are provided on the delay switcher panel of the data in the storage registers of the output system. Refer to Figure 1. These displays are provided to aid in setting the desired level and range of the pulse rate from the VFC's. A two digit octal display is driven by the AGC storage register. The allowable numbers may range from 00 through 77. The fringe display contains only one octal digit. Due to the higher noise to signal level on this source, the number range is limited to an estimated 2 through 5. This range may require correction after the users investigate the instantaneous rate from the VFC. The instantaneous rate must remain between 0 and 10 khz if maximum accuracy is to be preserved.

...I,...I..111.11. L CLOCK SLAVE I START STOP OFF TRACK BEGIN FIRST SID TIME AT 50 SEC SCAN RECORD COMPLET GAP TIME AT 59.94 SEC 0 0 r C 0 AN N T N R E 0 R L BEGIN RECORDING AT 00.09 SEC A VFC PULSESH INHIBIT COUNTER.\/ STORAGE REGISTER VFC PULSES COUNTER STORAGE REGISTER FIG. 1 INTERFEROMETER OUTPUT SYSTEM via _1 DELAY NUMBER

ADDENDUM 6 (Revised) 1arch 17 1965 (To Memo on Format for Magnetic Tape at NRAO" dated September 18, 1964) Note word "previous" added on page 2, fourth line from bottom. INTERFEROMETER RECEIVER after Janu. 1965: SID FORMAT: DATA: Standard SID format 3 with telescope I referring to 85-1 will be used. In earlier Interferometer data the 85-2 was recorded in telescope I location in the format. 85-1 data will be added later In words W I, W8 and W n The beginning time in the SID W will always be 50 or 51 seconds. Each data record will be 601 words. Word 1 Fortran code Word 2 Record Number: The record number added to the hours and minutes specified in W 5 of the beginning SID indicates the beginning time of the record. Words 3 through 601-Data: One word is recorded each 1/10 second. The word representing the last 1/10 second of the minute is omitted. X = fringe out p ut data. Adjust as follows: No signal -- 512 decimal 1000 octal Max fringe = 768 decimal 400 octal Min fringe = 256 decimal 0400 octal X o = usuall y zero.

Words 3 throu g h 601-D a continued). AGC output data. Data recorded during even seconds represents 85 AGC and data recorded during odd seconds represents 85-1 AGC data. Delay number. The most significant Z o is a one when the 10 db attenuator is in use. The least significant Zo is not used at the present time. The delay number is recorded in the remaining 10 bits. Two readouts indicating the same delay should be detected before a new delay number is assumed to be correct. The first integration of data actually begins 10 milliseconds before the minute and ends 90 milliseconds after the minute. The centers of Integration intervals occur at the minute + 40 milliseconds N x 100 milliseconds, where N is the number of previous readouts after the inter-record gap. Any additional delay occurring in the analog portion he system must be added to the 40 milliseconds. Claude C Bare