Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring

Similar documents
THE SIGMA-DELTA MODULATOR FOR MEASUREMENT OF THE THERMAL CHARACTERISTICS OF THE CAPACITORS

Decade Counters Mod-5 counter: Decade Counter:

Delta-Sigma ADC

T sors, such that when the bias of a flip-flop circuit is

WINTER 15 EXAMINATION Model Answer

Efficient Architecture for Flexible Prescaler Using Multimodulo Prescaler

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

A FOUR GAIN READOUT INTEGRATED CIRCUIT : FRIC 96_1

Overview of All Pixel Circuits for Active Matrix Organic Light Emitting Diode (AMOLED)

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

BASIC LINEAR DESIGN. Hank Zumbahlen Editor Analog Devices, Inc. All Rights Reserved

INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University

Flip Flop. S-R Flip Flop. Sequential Circuits. Block diagram. Prepared by:- Anwar Bari

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

Digital Correction for Multibit D/A Converters

Synchronization circuit with synchronized vertical divider system for 60 Hz TDA2579C

PESIT Bangalore South Campus

The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.

A New Hardware Implementation of Manchester Line Decoder

EE273 Lecture 11 Pipelined Timing Closed-Loop Timing November 2, Today s Assignment

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Session 1 Introduction to Data Acquisition and Real-Time Control

Dual Slope ADC Design from Power, Speed and Area Perspectives

Efficient 500 MHz Digital Phase Locked Loop Implementation sin 180nm CMOS Technology

SDA 3302 Family. GHz PLL with I 2 C Bus and Four Chip Addresses

Analogue Versus Digital [5 M]

Design and VLSI Implementation of Oversampling Sigma Delta Digital to Analog Convertor Used For Hearing Aid Application

ECEN620: Network Theory Broadband Circuit Design Fall 2014

BISHOP ANSTEY HIGH SCHOOL & TRINITY COLLEGE EAST SIXTH FORM CXC CAPE PHYSICS, UNIT 2 Ms. S. S. CALBIO NOTES lesson #39

Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register

Introduction to Digital Electronics

Asynchronous inputs. 9 - Metastability and Clock Recovery. A simple synchronizer. Only one synchronizer per input

Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

Chapter 3: Sequential Logic Systems

Chapter 5 Flip-Flops and Related Devices

Area-Efficient Decimation Filter with 50/60 Hz Power-Line Noise Suppression for ΔΣ A/D Converters

A MISSILE INSTRUMENTATION ENCODER

THE APPLICATION OF SIGMA DELTA D/A CONVERTER IN THE SIMPLE TESTING DUAL CHANNEL DDS GENERATOR

ECE 402L APPLICATIONS OF ANALOG INTEGRATED CIRCUITS SPRING No labs meet this week. Course introduction & lab safety

MODU LE DAY. Class-A, B, AB and C amplifiers - basic concepts, power, efficiency Basic concepts of Feedback and Oscillation. Day 1

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Section 6.8 Synthesis of Sequential Logic Page 1 of 8

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

EE262: Integrated Analog Circuit Design

UNIT IV. Sequential circuit

International Journal of Engineering Research-Online A Peer Reviewed International Journal

Midterm Exam 15 points total. March 28, 2011

GLITCH FREE NAND BASED DCDL IN PHASE LOCKED LOOP APPLICATION

Sequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,

Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL Application

A low jitter clock and data recovery with a single edge sensing Bang-Bang PD

Asynchronous (Ripple) Counters

Quartzlock Model A7-MX Close-in Phase Noise Measurement & Ultra Low Noise Allan Variance, Phase/Frequency Comparison

DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL DESIGN

Experiment 13 Sampling and reconstruction

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

Design of an Error Output Feedback Digital Delta Sigma Modulator with In Stage Dithering for Spur Free Output Spectrum

SYNCHRONOUS DERIVED CLOCK AND SYNTHESIS OF LOW POWER SEQUENTIAL CIRCUITS *

16 Stage Bi-Directional LED Sequencer

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

Delta-Sigma Modulators

Chapter 6: Real-Time Image Formation

Introduction. Serial In - Serial Out Shift Registers (SISO)

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

B I O E N / Biological Signals & Data Acquisition

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Introduction to Microprocessor & Digital Logic

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

Module -5 Sequential Logic Design

Counter dan Register

Features. PFD Output Voltage 2000 mv, Pk - Pk. PFD Gain Gain = Vpp / 2π Rad khz 100 MHz Square Wave Ref.

BTV Tuesday 21 November 2006

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

Counters

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

THE NOISE PERFORMANCE OF EVALUATION BOARDS FOR A UNIVERSAL TRANSDUCER INTERFACE WITH USB CONNECTION

A 5-Gb/s Half-rate Clock Recovery Circuit in 0.25-μm CMOS Technology

CHAPTER 4: Logic Circuits

FLIP-FLOPS AND RELATED DEVICES

Chapter 4: One-Shots, Counters, and Clocks


Technology Scaling Issues of an I DDQ Built-In Current Sensor

Fig1-1 2-bit asynchronous counter

(Refer Slide Time: 2:03)

Unit-5 Sequential Circuits - 1

MODULE 3. Combinational & Sequential logic

CATHODE RAY OSCILLOSCOPE. Basic block diagrams Principle of operation Measurement of voltage, current and frequency

Chapter 14 D-A and A-D Conversion

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

CS311: Data Communication. Transmission of Digital Signal - I

Retiming Sequential Circuits for Low Power

Switching Circuits & Logic Design, Fall Final Examination (1/13/2012, 3:30pm~5:20pm)

Converters: Analogue to Digital

Parametric Optimization of Clocked Redundant Flip-Flop Using Transmission Gate

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 2018 EXAMINATION MODEL ANSWER

Transcription:

Modified Sigma-Delta Converter and Flip-Flop Circuits Used for Capacitance Measuring MILAN STORK Department of Applied Electronics and Telecommunications University of West Bohemia P.O. Box 314, 30614 Plzen Czech Republic stork@kae.zcu.cz Abstract: - The paper brings new information about small capacitance measuring system based on modified sigmadelta converter (MSDC) with compensated loop based on phase locked loop (PLL). The system use of the 2 current sources and can be modified for other electrical or non-electrical quantity which will break the value symmetry in circuit, e.g. light intensity can be also measured with photodiode connected parallel to current source. Measuring system can work in open loop (direct sigma-delta converter) or closed loop (PLL). The system has the voltage and digital output and in closed loop can be supposed as a voltage controlled oscillator which is locked to input clock frequency. The simple flip-flop sensor for capacitance, or some other measuring is also described. In this paper, theoretical principle of the system, simulation and experimental results are shown. Key-Words: Capacitance, measuring, phase locked loop, oscillator, sigma-delta converter, flip-flop sensor. 1 Introduction Electronic systems for capacitance measuring are usually based on principle which transformed capacitance into an active electrical parameter, such as voltage, current or frequency. Transformation of capacitance into a voltage is typical for bridge methods. An oscillator system may be used as a transducer capacitance into frequency. In this case is measured a frequency change. However, in small capacitive change will reflect into small frequency change and the practical usage of this method is limited if capacitance is within the range a few pf. Another method is based on principle that capacitance is measured as changes the time constant of a derivative element and by this way is also changed a filtered DC component. However, this method is relatively inaccurate therefore can be really used only for informative measurement. Summarizing properties of the above mentioned methods it follows that low-cost are suitable only for measurement capacitances within the range up to a few nf. Precise measurement systems can measure capacitances within the range up to a few pf however the problem is their relatively high cost. The aim of this paper is to show a new simple method for measurement capacitances within the range a few pf. 2 Principle of measuring system The block diagram of the Σ- (sigma-delta) measuring system with compensating loop is shown in Fig. 1. When the switch (closed/open loop) is open, the system work as conventional Σ- converter [1, 2, 3, 4, 5, 6, 7]. Fig. 1. Block diagram of MSDC measuring system. C1 - measured capacitance, C2 fixed capacitance, Co1; Co2 - comparators, CLK - stable clock, PD - phase detector, LP lowpass filter, i1 - fixed current source, i2 - voltage controlled current source, S1; S2 - switches. Voltage on C 1 is given (for i 1 = constant) by (1): V C1 (k) = (1/C 1 ) i 1 T CLK + V C2 (k-1) (1) and voltage on C 2 is given by (2): V C2 (k) = (1/ C 2 ) i 2 n T CLK + V C1 (k-1) (2) where T CLK is clock period and n is integer value. For C 1 < C 2 is given by (3): n = ceil(c 1 /C 2 ) (3) ISSN: 1790-2769 139 ISBN: 978-960-474-097-0

where ceil(.) converts a numeric value to an integer by returning the smallest integer greater than or equal to its argument. E.g. ceil(9/3)=3, but ceil(9.01/3)=4. When the switch (closed/open loop) is closed, the system work as phase locked loop. In this case, the different values of C 1 and C 2 are compensated the changing of i 2. It is important to note, that for equally spaced output pulses (system used as oscillator), additional pulses are generated by control logic. It is important to note, that instead of variable C 1, variable can be used i 1, or constant i 1 and variable current source in parallel with i 1 e.g. photodiode for light intensity measurement. Fig. 2. a) The MSDC simplified block diagram (only C 1 is affected) is equivalent to conventional Σ- converter, b) with zero input voltage and different reference values of voltage sources +V r1, -V r2. Int - integrator, Comp - clocked comparator. equivalent conventional Σ- converter with zero input voltage and different reference values of voltage sources can be used (Fig. 2 a) and b)) and this converter (Fig. 2 b)) is equivalent to Σ- converter with input bias voltage V B and ±V re reference voltage (equivalent reference voltage). Equivalent reference voltage V re is given by: V V + V C + C 2 2 r1 r2 1 2 re = = (4) and input bias voltage V B is: V V C C = = (5) 2 2 r1 r2 1 2 ` VB where V r1 > V r2 and C 1 > C 2. Output frequency for equivalent Σ- converter with input bias voltage V B and ±V re reference voltage is given by (6): f O = f CLK (1 - V B / V re ) / 2 [Hz, V] (6) After substitute (4) and (5) in (6), the MSDC output frequency (in open loop) is: f O = f CLK C 2 /( C 1 + C 2 ) [Hz, F] (7) or for i 1 and i 2 output frequency is: f O = f CLK i 1 /( i 1 + i 2 ) [Hz, A] (8) From (7) and (8) is shown, that MSDC output frequency is nonlinearly dependent on capacitance (or current) changes. Graph of the relative output frequency on capacitance value change is shown in Fig. 4. In closed loop (phase locked loop), the i 2 is changed, so that change in C 1 or i 1 is compensated. Fig. 4. Graph of the relative output frequency (f CLK =1) in dependence on capacitance (C 1 - C 2 )/C 2 change in open loop system. Fig. 3. Σ- converter with zero input voltage and different reference values of voltage sources (Fig. 2 b)) is equivalent to Σ- converter with the bias input voltage V B and ±V re reference voltage. 3 Output frequency determination For evaluation of MSDC output frequency (in open loop), the equivalent circuit scheme was derived. It can be derived, that for MSDC with C 1 is changed, 4 MSDC simulation results Simulations were performed to confirm the results of mathematics analysis. These results were obtained programming of MSDC equations. The MSDC has also been simulated in system level by SIMULINK (MATLAB). Simulation results (time diagram) of open loop system for C1 value step change are shown in Fig. 5. For open loop output evaluation, the output frequency of MSDC can be measured. Closed loop results are ISSN: 1790-2769 140 ISBN: 978-960-474-097-0

displayed in Fig. 6. In booth time diagrams, additional pulses are generated so that output pulses are equally spaced (output pulses = c) + d) in Fig. 6). Simulation results for step change of C 1 (or in i 1 ) is shown in Fig. 7, response on sinusoidal changes is shown in Fig. 8. For this simulation, simple EX-OR phase decoder and 3- order Butterworth low-pass filter were used (9): Fs () = 1 + 2 + 2 + 1 3 2 s s s Analog output of the MSDC is on the low-pass filter output. Digital output can be derived on the phase detector output by means of counter and digital filter. The closed loop of MSDC can be improved by using a sequential phase detector and charge pump, which has a "Neutral" position. When the loop is phase-locked, there is a very little phase error, and booth of the sequential phase detector will be low. Hence, at phase-lock, the loop filter is connected to an open circuit that does not generate noise. (9) Fig. 7. Step response of MSDC (closed loop). a) input step change, b) voltage on lowpass filter output, voltage on C 1, d) pulses generated by Co1 comparator and correction logic (narrow pulse is added by correction logic). Fig. 5. Open loop system time diagram. a) voltage on C 1, b) f CLK /2 pulses, c) pulses generated by Co1 comparator, d) additional pulses generated by logic. Fig. 8. Sinusoidal response of MSDC (closed loop). a) input signal, b) voltage on lowpass filter output, c) voltage on C 1, d) pulses generated by Co1 comparator and correction logic (2 narrow pulses are added by correction logic). Fig. 6. Closed loop (PLL) system time diagram. a) voltage on C 1, b) f CLK /2, c) pulses generated by Co1 comparator, d) additional pulses generated by logic. Fig. 9. The basic connections of flip-flop sensor - simplified circuit with bipolar transistors ISSN: 1790-2769 141 ISBN: 978-960-474-097-0

Fig. 10. Flip-flip sensor with analog feedback and analog output. Fig. 11. Flip-flop sensor with D/A convertor, reversible counter in feedback and analog and digital output. is recovered. The analog and digital FF autocompensative system is shown on Fig. 10 and 11 and 12 and 13 respectively. Instead of simple transistors, the fast analog switches were used [11]. In Fig. 14 and 15, the simulations are shown, in Fig. 16 and 17 experimental time diagrams are displayed. Assume, that C 1 > C 2, while the other parameters are identical, therefore voltage V 2 increases faster than V 1 and therefore when reach the Co2 comparator voltage, S1 is switched on and pulse is generated by means of OS2 one-shot. This pulse is processed in amplifier and integrator and compensating voltage V C is decreasing so that symmetry is recovered after several cycles. The compensating voltage V C can be computed from (10): R( C C ) R C V I I 1 2 C S S C1 + C2 2CS (10) where R=R 1 + R 2 and I S = I 1 + I 2 (currents through R 1 and R 2 ). When the symmetry in FF is restored, the pulses on one-shots outputs (OS1 and OS2) appear alternately. This is shown in Fig. 14, 16 and 17. Fig. 12. FF with analog feedback, Co - comparator, OS - one-shot, S1; S2 - analog switches, D/A - digital-analog converter. Fig. 13. FF with digital/analog feedback. Co - comparator, OS - one-shot, S1; S2 - analog switches, D/A - digital-analog converter. 5 Flip-flop sensor Another simple possibility for capacitance measuring based on switching-compensation principle is flip-flop circuit. The standard flip-flop sensor (FF) consisting of 2 transistors and 2 resistor and additional parts (Fig. 9) [8, 9, 10]. Instead of conventional load resistor it is possible to use light-dependent resistor, magnetoresistor, piezoresistor etc. The principle of measurement is based on the fact, that the measured non-electrical quantity breaks the value symmetry of the inverters of the FF. Measured quantity can be compensated by the compensating voltage V C (or current) so that symmetry Fig. 14. a) Input step change, b) Compensating voltage, c) OS1 pulses, d) OS2 pulses ISSN: 1790-2769 142 ISBN: 978-960-474-097-0

Fig. 18. Experimental result. Output voltage (compensating voltage) as a function of capacitor C1 value change. Fig. 15. The projection of state space trajectories. Voltage on C1 and C2. Flip-flop sensor with - digital/analog feedback (Fig. 13). Fig. 16. Measured time diagrams during - no symmetry, C 1 < C 2, 1 - voltage on C1, 2 - voltage on C2, 3 - Co2 (comparator) voltage. Fig. 17. Time diagrams - symmetry recovered, 1 - voltage on C1, 2 - voltage on C2, 3 - compensating voltage. The experimental results of measuring flip/flop sensor with digital/analog feedback (Fig. 13) is shown in Fig. 18. In this Fig., the output voltage as function of capacitor C1 value change is displayed [12, 13, 14, 15, 16]. 6 Conclusions Non-expensive measuring capacitance within the range of few pf is more and more important because of using e.g. micromachined ultrasound transducers in a wide variety of applications such us as medical imaging, acoustic vision, proximity detection etc. Some advantages of capacitive sensors are: Excellent linearity over entire dynamic range when Area is changed (since stray electric field are small). The system responds to average displacement of a large area of a moving electrode. Freedom of electrode materials and geometry for demanding environments and applications. Fractional change in capacitance can be made large. Capacitive sensors can be made to respond to displacements in one direction only. The forces exerted by the measuring apparatus are electrostatic, and usually small enough so that they can be disregarded. Capacitors are noiseless: excellent S/N ratio can be obtained. In this paper, a two new method for non-electrical quantities, especially capacitance were presented. The first one is based on modified sigma-delta converter with compensated loop based on phase locked loop. This system can work in open or closed loop and has a fast response, but is more expensive and complicated. The second system is based on flip-flop sensor with auto-compensating possibility. This system is simple and can be simply integrated, but it hasn't a fast response. Booth systems is possible to use for capacitance measuring in range of few pf, and are capable to give output information in analog or digital version. The systems were mathematically solved, simulated and partly experimentally developed. The results of simulations and measuring are also presented in this paper. ISSN: 1790-2769 143 ISBN: 978-960-474-097-0

Acknowledgment This work has been supported from Department of Applied Electronics and Telecommunication, University of West Bohemia, Plzen, Czech Republic and GACR project No. 102/07/0147. References [1] Sangil Park, Ph. D., Principles of Sigma-Delta Modulation for Analog-to-Digital Converters, Motorola Application Notes APR8, 1999. [2] Stork M., Modified Σ- Voltage to Frequency Converter, 4-th International Conference on Advanced A/D and D/A Conversion Techniques and Their Applications. IMEKO TC-4, Prague, June, ISBN 80-01-02540-3, 2002, pp. 211-214. [3] Stork M., New Fractional Phase-Locked Loop Frequency Synthesizer Using a Sigma-Delta Modulator, 14th International Conference on Digital Signal Processing, DSP 2002, Santorini - Greece, ISBN 0-7803-7503-3, Volume 1, 2002, pp. 367-370. [4] Stork M., New Σ- Voltage to Frequency Converter, The 9th IEEE International Conference on Electronic Circuits and Systems, Proceedings, Dubrovnik, Croatia, ISBN 0-7803-7596-3, Vol. II, 2002, pp. 631-634. [5] Stork M., Voltage to Frequency Converter, 12th IMEKO TC4 International Symposium, Electrical Measurements and Instrumentation, Zagreb, Croatia, ISBN 953-96093-8-0, Proceedings Part 2, 2002, pp. 464-467. [6] Stork, M., Analysis of Voltage to Frequency Converter with Phase Modulation Possibility. In Application of Electrical Engineering. Praha, WSEAS, ISBN 960-8457-13-0, 2005, pp. 251-256. [7] Stork, M., New sigma-delta voltage to frequency converter analysis and applications. Analog Integrated Circuits and Signal Processing, Vol.47, No. 1, ISSN 0925-1030, 2006, pp. 65-71. [8] Lian W, Middelhoek, S., A new class of integrated sensors with digital output based upon the use of a flip-flop, IEEE Electron Device Letters, Vol. EDL- 7, 1986, pp. 238-240. [9] Lian. W., Integrated silicon flip-flop sensor. Ph.D. thesis, Delft University of Technology, 1990. [10] Kollar M., Spany V., Gabas T., Autocompensative System for Measuring of the Capacitances, Radioengineering, June 2002, Vol. 11, No. 2, ISSN 1210-2512, pp. 26-30. [11] Analog Multiplexers/Switches, Maxim Data Book. [12] Spany, V., Pivka, L., Galajda, P., Guzan, M., Kalakaj, P., Sak, A., The calculation symmetrizing voltage in jlip-flop sensors. Scientist conference of TU Košice, 1994 [13] Levický, D., Michaeli, L.,Špány, V.,Pivka, L., Autocompensative systems with flip-flop sensor. Proceeding of IMEKO 10th IntSymposium on Development in Digital Measuring Instrumentation and 3rd Workshop on ADC Modelling and Testing, Vol. II. Napoli 1998, pp. 665-670. [14] Kollar. M., Spány, V., Gabas, T., Autocompensative system for measurement of the capacitances, Radioengineering, Vol. 11, No. 2, 2002, pp. 26-30. [15] Kollar, M.: Formula for the calculation of the equivalent voltage of the flip-flop sensor. In: Electronics Letters, Vol. 2, 2002, www.electronicsletters.com, ISSN 1213-161X. [16] http://www.sensorsci.com/uti.htm ISSN: 1790-2769 144 ISBN: 978-960-474-097-0