The EMC, Signal And Power Integrity Institute Presents

Similar documents
Generation of Novel Waveforms Using PSPL Pulse Generators

SMPTE STANDARD Gb/s Signal/Data Serial Interface. Proposed SMPTE Standard for Television SMPTE 424M Date: < > TP Rev 0

BASE-LINE WANDER & LINE CODING

SHF Communication Technologies AG

Analyzing 8b/10b Encoded Signals with a Real-time Oscilloscope Real-time triggering up to 6.25 Gb/s on 8b/10b encoded data streams

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

Experiment 4: Eye Patterns

BER MEASUREMENT IN THE NOISY CHANNEL

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

Communication Lab. Assignment On. Bi-Phase Code and Integrate-and-Dump (DC 7) MSc Telecommunications and Computer Networks Engineering

Duobinary Transmission over ATCA Backplanes

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

Practical Bit Error Rate Measurements on Fibre Optic Communications Links in Student Teaching Laboratories

Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab

EVALUATION KIT AVAILABLE 12.5Gbps Settable Receive Equalizer +2.5V +3.3V V CC1 V CC. 30in OF FR-4 STRIPLINE OR MICROSTRIP TRANSMISSION LINE SDI+ SDI-

CPE 400L Computer Communication Laboratory. Laboratory Exercise #9 Baseband Digital Communication

10 Gb/s Duobinary Signaling over Electrical Backplanes Experimental Results and Discussion

ModBox-1310nm-1550nm-28Gbaud-PAM nm & 1550 nm, 28 Gbaud PAM-4 Reference Transmitter

Workshop 4 (A): Telemetry and Data Acquisition

PAM4 signals for 400 Gbps: acquisition for measurement and signal processing

52Gb/s Chip to Module Channels using zqsfp+ Mike Dudek QLogic Barrett Bartell Qlogic Tom Palkert Molex Scott Sommers Molex 10/23/2014

Laboratory 4. Figure 1: Serdes Transceiver

Datasheet SHF A Multi-Channel Error Analyzer

Student Laboratory Experiments Exploring Optical Fibre Communication Systems, Eye Diagrams and Bit Error Rates

for Television ---- Bit-Serial Digital Interface for High-Definition Television Systems Type FC

10mm x 10mm. 20m (24AWG) 15m (28AWG) 0.01μF TX_IN1 V CC[1:4] TX_OUT1 TX_OUT2 TX TX_IN3 TX_IN2 TX_OUT3 TX_OUT4 SERDES TX_IN4 RX_OUT1 RX_IN1 RX_OUT2

8. Stratix GX Built-In Self Test (BIST)

IN A SERIAL-LINK data transmission system, a data clock

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

CHAPTER 2 SUBCHANNEL POWER CONTROL THROUGH WEIGHTING COEFFICIENT METHOD

Experiment 7: Bit Error Rate (BER) Measurement in the Noisy Channel

SIGNAL INTEGRITY SIMULATION AND MODELING

Keysight Technologies M8048A ISI Channels

Guidance For Scrambling Data Signals For EMC Compliance

Dual HD input, frame synchronizer, down converter with embedder, de-embedder and CVBS encoder COPYRIGHT 2008 AXON DIGITAL DESIGN BV

Dual HD input, frame synchronizer, down converter, embedder, CVBS encoder COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

CS311: Data Communication. Transmission of Digital Signal - I

EC 6501 DIGITAL COMMUNICATION

Dual channel high-end HD-SDI to SD-SDI/composite down converter with de-embedding function COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

HMC-C064 HIGH SPEED LOGIC. 50 Gbps, XOR / XNOR Module. Features. Typical Applications. General Description. Functional Diagram

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Technical Article MS-2714

Receiver Testing to Third Generation Standards. Jim Dunford, October 2011

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

The Case of the Closing Eyes: Is PAM the Answer? Is NRZ dead?

Course Title: High-Speed Wire line/optical Transceiver Design

Premium quality HD to SD down converter with frame synchronizer COPYRIGHT 2008 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

ASNT_PRBS20B_1 18Gbps PRBS7/15 Generator Featuring Jitter Insertion, Selectable Sync, and Output Amplitude Control

EVLA Fiber Selection Critical Design Review

Ordering information. 40Gb/s QSFP+ ER4 Optical Transceiver Product Specification. Features

Features. For price, delivery, and to place orders, please contact Hittite Microwave Corporation:

Understanding. Here s an examination of high-frequency pathological signal transmission issues in today s high-bandwidth equipment.

ModBox-1310nm-1550nm-NRZ 1310nm & 1550 nm, 28 Gb/s, 44 Gb/s Reference Transmitters

DIGITAL COMMUNICATION

Transmitter Preemphasis: An Easier Path to 99% Coverage at 300m?

Synthesized Clock Generator

CONVOLUTIONAL CODING

SDTV 1 DigitalSignal/Data - Serial Digital Interface

DisplayPort 1.4 Link Layer Compliance

10Gbps 10km Range 1310nm SFP+ Optical Transceiver

SV1C Personalized SerDes Tester

SFP-10G-LR (10G BASE-LR SFP+) Datasheet

DATA SHEET. Two (2) fibers Detachable HDMI 2.0 Extender,

HMC-C060 HIGH SPEED LOGIC. 43 Gbps, D-TYPE FLIP-FLOP MODULE. Features. Typical Applications. General Description. Functional Diagram

ModBox-850nm-NRZ-series

Time Domain Simulations

SMPTE-259M/DVB-ASI Scrambler/Controller

10Gbps SFP+ Optical Transceiver, 10km Reach

Dual HD input, frame synchronizer, down converter, embedder, CVBS encoder ALL RIGHTS RESERVED

Agilent Technologies Pulse Pattern and Data Generators Digital Stimulus Solutions

Video Portable Transmitter and Receiver with two way audio

CAP240 First semester 1430/1431. Sheet 4

UNIVERSITY OF BAHRAIN COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

EMPOWERFIBER 10Gbps 2km SFP+ Optical Transceiver EPP C

Dual Link DVI Receiver Implementation

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Design Matched Filter for Digital Transmission Ethernet

CM-1UTP CAMERA MASTER UTP ADAPTOR

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

EBU INTERFACES FOR 625 LINE DIGITAL VIDEO SIGNALS AT THE 4:2:2 LEVEL OF CCIR RECOMMENDATION 601 CONTENTS

SM02. High Definition Video Encoder and Pattern Generator. User Manual

COPYRIGHT 2011 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

ModBox-CBand-NRZ series C-Band, 28 Gb/s, 44 Gb/s, 50 Gb/s Reference Transmitters

AC103/AT103 ANALOG & DIGITAL ELECTRONICS JUN 2015

Meeting Embedded Design Challenges with Mixed Signal Oscilloscopes

Features: Compliance: Applications: Warranty: 49Y7928-GT QSFP+ 40G BASE-SR Transceiver IBM Compatible

Why Engineers Ignore Cable Loss

10Gbps 10km Range SFP+ Optical Transceiver

40GBd QSFP+ SR4 Transceiver

Half-Rate Decision-Feedback Equalization Di-Bit Response Analysis and Evaluation EDA365

Analog to digital A/V (12 bit) bridge with SDI & embedded audio bypass/processing input COPYRIGHT 2010 AXON DIGITAL DESIGN BV ALL RIGHTS RESERVED

Memory-Depth Requirements for Serial Data Analysis in a Real-Time Oscilloscope

Datasheet SHF A

QSFP SV-QSFP-40G-PSR4

PCM ENCODING PREPARATION... 2 PCM the PCM ENCODER module... 4

Further Investigation of Bit Multiplexing in 400GbE PMA

Product Specification 56Gbps 60/100m QSFP+ Optical Transceiver Module FTL414QB2C APPLICATIONS

SUNSTAR 微波光电 TEL: FAX: v HMC750LP4 / 750LP4E 12.5 Gbps LIMITING AMPLIFIER

Presentation to IEEE P802.3ap Backplane Ethernet Task Force July 2004 Working Session

Transcription:

The EMC, Signal And Power Integrity Institute Presents Module 12 Pre-emphasis And Its Impact On The Eye Pattern And Bit-Error-Rate For High-Speed Signaling By Dr. David Norte Copyright 2005 by Dr. David Norte. All rights reserved. No part of this publication may be reproduced or distributed in any form or by any means, or stored in a database or retrieval system, without the prior written consent of Dr. David Norte, including, but not limited to, in any network or other electronic storage or transmission, or broadcast for distance learning. 1

Motivation For This Research In cases for which very high-speed serial data transmission links are needed in order to accommodate multi-gigabit per second transmission rates, typically SerDes components are used within the transmission infrastructure. SerDes is an acronym meaning serializer/deserializer. The serializer resides within the high-speed transmitter, whereas the deserializer resides within the receiver. Fundamentally, a SerDes transmission system groups 8 input parallel bits and encodes them into 10 output serial bits at a very high bit rate. For example, a 125MHz SerDes chip would produce a 1Gb/sec bit rate, with respect to the 8 input bits or a 1.25Gbaud rate, with respect to the 10 output bits. The deserializer performs the inverse function of taking groups of 10 input encoded bits and reproducing the original 8 parallel bits at a time. The encoding is performed in such a way as to avoid long sequences of binary 1 s or 0 s, in order to maintain system synchronization along with reducing the DC component of the output line signal. Typically, the pre-emption of continuous sequences of 1 s or 0 s is accomplished through the use of a disparity parameter. This parameter describes the allowable differences between the number of 1 s and 0 s that can exist within a given 10-bit codeword. This disparity parameter typically takes on values of 0 or +/- 2. The value of zero implies an equal number of 1 s and 0 s, whereas values of +2 or - 2 indicate an excess number of two 1 s or an excess number of two 0 s, respectively. 2

When transmitting the very high-speed multi-gigabit per second serial data across a transmission line, the low-pass filtering nature of the line will cause inter-symbol interference that can lead to degraded system bit-error-rates (BERs). One approach towards mitigating the degraded BER is to provide some kind of equalization that will reduce the received inter-symbol interference. Many equalization techniques exist in the literature, however, the equalization technique that is performed within most SerDes transmitters is termed pre-emphasis. This pre-emphasis typically operates by increasing the drive current during the rising transitions that occur along the output serial bit stream. By doing so, controlled smaller risetimes and overshoot are intentionally induced onto the output bit stream in order to compensate for transmission line inadequacies, such as limited bandwidth. This research highlights the general features associated with pre-emphasis and its usefulness in mitigating inter-symbol interference and reducing the system BER. All computer simulations highlighted throughout this presentation were derived by the author using Mathcad, and any questions regarding the presented results should be directed to Dr. David Norte at signalpowerintegrity@yahoo.com. 3

Consider an input 2-Gb/s, +/- 1-volt bipolar non-return-to-zero (NRZ) line signal either with or without 10% pre-emphasis at the input to a 3GHz transmission line Input 2Gb/sec NRZ Signal (Either With Or Without ) + - 3GHz Transmission Line Bandwidth Characteristic Impedance = Zo Output Signal All bit stream and eye pattern plots in the following slides were generated by using the module 12 Mathcad script contained in the accompanying Learning Signal Integrity Design Principles By Using Mathcad CD. The use of this script is fully described in this CD. Zo + - 4

Voltage (Volts) Input AC-Coupled Bit Stream With And Without (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec), Risetime = 125ps No Pre-emphasis, Risetime = 200ps 5

Input AC-Coupled Eye Pattern Without (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec) Voltage (Volts) 6

Input AC-Coupled Eye Pattern With (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec) Voltage (Volts) Overshoot Note the overshoot and reduced risetime. 7

Input AC-Coupled Eye Patterns (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec) No Pre-emphasis 8

Output AC-Coupled Bit Streams With And Without (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec, 3GHz Transmission Line Bandwidth) Voltage (Volts) Without 10% Pre-emphasis With 9

Voltage (Volts) Output AC-Coupled Eye Pattern Without (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec, 3GHz Transmission Line Bandwidth) 10

Voltage (Volts) Output AC-Coupled Eye Pattern With (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec, 3GHz Transmission Line Bandwidth) Note the near 75% increase in the eye opening and the reduced timing jitter by nearly 50%. 11

Output AC-Coupled Eye Patterns With And Without (+/- 1-volt Bipolar NRZ Line Coding At 2Gb/sec, 3GHz Transmission Line Bandwidth) Without Pre-emphasis Timing Jitter With Timing Jitter Note the near 75% increase in the eye opening and the reduced timing jitter by nearly 50%. 12

The eye pattern is a qualitative approach towards assessing the quality of the transmission system. Engineers can generate these patterns on digital oscilloscopes, for example. The eye pattern can be used to determine potential noise margin and timing jitter problems that can lead to degraded bit-error-rates (BERs). The Mathcad script for this module on the signal integrity CD can produce plots generating upper bounds on the BER. The BER is a quantitative assessment of the performance of the transmission system. The following slide highlights the BER curves for the previous transmission systems with and without pre-emphasis. The BERs are plotted as a function of the peak-to-peak superimposed thermal noise that is typically generated from the electronic components that comprise the receiver. 13

No Pre-emphasis 160mv BER Output BERs With And Without Note that for a peak-to-peak noise voltage equal to 0.4 volts, the system with 10% pre-emphasis produces a BER of about 3(10-18) compared with a BER of 10-9 without pre-emphasis. Peak-to-Peak Thermal Noise Voltage (Volts) 14

Some Comments And Conclusions.. This research highlighted the general characteristics of pre-emphasis, an equalization technique that is often embedded within very high-speed SerDes transceivers. The usefulness of a 10% pre-emphasis level in improving the system output eye pattern and reducing the resulting bit-error-rate (BER) was demonstrated with respect to a +/- 1volt bipolar NRZ, 2Gb/sec bit stream. The penalty incurred by not using preemphasis was shown to be about 160mv for a BER of 10-12, with respect to the needed reduction in the peak-to-peak thermal noise in order to achieve a 10-12 BER. In other words, the system with 10% pre-emphasis can achieve a BER of 10-12 with 160mv more noise than the system without pre-emphasis, demonstrating the robustness of pre-emphasis. 15