Video and Image Processing Suite

Similar documents
Upgrading a FIR Compiler v3.1.x Design to v3.2.x

SignalTap Analysis in the Quartus II Software Version 2.0

Implementing Audio IP in SDI II on Arria V Development Board

The ASI demonstration uses the Altera ASI MegaCore function and the Cyclone video demonstration board.

Altera's 28-nm FPGAs Optimized for Broadcast Video Applications

2. Logic Elements and Logic Array Blocks in the Cyclone III Device Family

Video and Image Processing Suite User Guide

Serial Digital Interface Demonstration for Stratix II GX Devices

SignalTap Plus System Analyzer

AN 776: Intel Arria 10 UHD Video Reference Design

SDI Audio IP Cores User Guide

White Paper Lower Costs in Broadcasting Applications With Integration Using FPGAs

UG0651 User Guide. Scaler. February2018

SDI Audio IP Cores User Guide

SMPTE 259M EG-1 Color Bar Generation, RP 178 Pathological Generation, Grey Pattern Generation IP Core AN4087

Serial Digital Interface II Reference Design for Stratix V Devices

SMPTE 292M EG-1 Color Bar Generation, RP 198 Pathological Generation, Grey Pattern Generation IP Core - AN4088

White Paper Versatile Digital QAM Modulator

Serial Digital Interface Reference Design for Stratix IV Devices

Bitec. HSMC DVI 1080P Colour-Space Conversion Reference Design. DSP Solutions for Industry & Research. Version 0.1

SDI II MegaCore Function User Guide

Bitec. HSMC Quad Video Mosaic Reference Design. DSP Solutions for Industry & Research. Version 0.1

12. IEEE (JTAG) Boundary-Scan Testing for the Cyclone III Device Family

DVI to HD-SDI Scaler Pro

Application Note PG001: Using 36-Channel Logic Analyzer and 36-Channel Digital Pattern Generator for testing a 32-Bit ALU

ELSA WINNER Series M a n u a l

Intel FPGA SDI II IP Core User Guide

RADEON User s Guide P/N

RADEON 7200 RADEON 7000

RADEON 9000 PRO. User s Guide. Version 2.0 P/N Rev.A

Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report

Configuring FLASHlogic Devices

VIDEO 2D SCALER. User Guide. 10/2014 Capital Microelectronics, Inc. China

AN 848: Implementing Intel Cyclone 10 GX Triple-Rate SDI II with Nextera FMC Daughter Card Reference Design

Entry Level Tool II. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 1.0.

CHAPTER 3 EXPERIMENTAL SETUP

2D Scaler IP Core User s Guide

Bring out the Best in Pixels Video Pipe in Intel Processor Graphics

ExtIO Plugin User Guide

Neue ELSA GmbH Sonnenweg Aachen Germany

Using SignalTap II in the Quartus II Software

SOC Single Channel H264 + Audio Encoder module

ivw-ud322 / ivw-ud322f

MaxView Cinema Kit Quick Install Guide

Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report

Enable input provides synchronized operation with other components

9. Synopsys PrimeTime Support

Warranty and Registration. Warranty: One Year. Registration: Please register your product at Port, or. or Windows.

11. JTAG Boundary-Scan Testing in Stratix V Devices

Altera JESD204B IP Core and ADI AD9250 Hardware Checkout Report

Model: HDCMP31. Installation Guide

Digital Blocks Semiconductor IP

STB Front Panel User s Guide

F24X DSK Setup and Tutorial

TranScend Opto-Stacker & Destacker. Operation Manual

SDI II IP Core User Guide

Debugging of Verilog Hardware Designs on Altera s DE-Series Boards. 1 Introduction. For Quartus Prime 15.1

1:4 VGA Hub EXT-VGA-144 USER S MANUAL.

CN12 Technical Reference Guide. CN12 NTSC/PAL Camera. Technical Reference Guide PCB Rev

Table 1. Summary of MCF5223x Errata

HDMI 1.3 to 3GSDI Scaler

Video Converter & Scaler

3GSDI to HDMI 1.3 Converter

ST10F273M Errata sheet

Engineering Bulletin. General Description. Provided Files. AN2297/D Rev. 0.1, 6/2002. Implementing an MGT5100 Ethernet Driver

DVI to HD-SDI Conversion Box

3 rd Party Interfaces. Version Installation and User Guide

PCI MPEG Frame Grabber. Model 616. August 6, 2002

Model: HD41-ARC. Installation Guide

UG0682 User Guide. Pattern Generator. February 2018

QUADRO AND NVS DISPLAY RESOLUTION SUPPORT

Block Diagram. RGB or YCbCr. pixin_vsync. pixin_hsync. pixin_val. pixin_rdy. clk

Cyclone II EPC35. M4K = memory IOE = Input Output Elements PLL = Phase Locked Loop

HD ENCODULATOR TM, SD ENCODULATOR TM LUMANTEK

1:4 3GSDI Splitter. EXT-3GSDI-144 User Manual.

QUADRO AND NVS DISPLAY RESOLUTION SUPPORT

PCI Express JPEG Frame Grabber Hardware Manual Model 817 Rev.E April 09

ONSIGHT CONNECT FOR SMARTPHONES GUIDE

A Fast Constant Coefficient Multiplier for the XC6200

AL330B-DMB-A0 Digital LCD Display SOC Demo Board

SERDES Eye/Backplane Demo for the LatticeECP3 Serial Protocol Board User s Guide

Debugging of VHDL Hardware Designs on Altera s DE2 Boards

AN 823: Intel FPGA JESD204B IP Core and ADI AD9625 Hardware Checkout Report for Intel Stratix 10 Devices

AN 696: Using the JESD204B MegaCore Function in Arria V Devices

OF AN ADVANCED LUT METHODOLOGY BASED FIR FILTER DESIGN PROCESS

Reference Guide. Multi-Screen Modes. This document describes Multi-Screen Modes (AUX/Split/Span/Dual) of the V-1600HD.

VGA CAT-5 1:8 Distribution S VGA CAT-5 Distribution R

4X1 Gefen TV Switcher. GTV-HDMI User Manual

Composite to HDMI Scaler

Using the Synchronized Pulse-Width Modulation etpu Function by:

SignalTap: An In-System Logic Analyzer

ASKING FOR ASSISTANCE

Conver'ng SD and HD Content to 4K Resolu'on: Tradi'onal Up- Conversion Is Not Enough. Jed Deame February 22, 2013

Laboratory Exercise 4

Obsolete Product(s) - Obsolete Product(s)

SDI MegaCore Function User Guide

JESD204B IP Core User Guide

Clarke and Inverse ClarkeTransformations Hardware Implementation. User Guide

Table of Contents TABLE OF CONTENTS. Vivid Drive 23N User Manual Rev. 1

Model: UHD41-ARC. Installation Guide

Transcription:

Video and Image Processing Suite August 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite, v7.1. Errata are functional defects or errors, which may cause the Video and Image Processing Suite MegaCore function to deviate from published specifications. Documentation issues include errors, unclear descriptions, or omissions from the current published specifications or product documents. Table 1 shows the issues that affect the Video and Image Processing Suite, v7.1. Table 1. Video and Image Processing Suite, v7.1 Issues Applicability Issue Page All MegaCore functions Output Directory Must be Same as Project Directory 1 All MegaCore functions Cannot Interrupt Hardware Generation 2 Alpha Blending Mixer, Gamma Corrector M4K Write Operations May Fail for Cyclone II Devices 3 Scaler Long Generation Time for the Scaler 3 Scaler Precision Must be Set When Using Lanczos Coefficients 4 Scaler Clipping Cannot be Enabled if Resolution Less Than Window 5 Scaler Scaler with Run-Time Control Can Give Incorrect Data 5 Currently, there are no specific errata for the Color Space Converter, Chroma Resampler, 2D FIR Filter, 2D Median Filter, Deinterlacer, or Line Buffer Compiler MegaCore functions. f For existing up-to-date errata, refer to the Video and Image Processing Suite, v7.1 Errata Sheet on the Errata Sheets page of the Altera literature website. Video and Image Processing Suite Issues Altera has identified the following issues that affects all MegaCore functions in the Video and Image Processing Suite: Output Directory Must be Same as Project Directory The output directory specified in the MegaWizard interface must be the same as the project directory. Altera Corporation 1 ES-VIP003-1.1

Video and Image Processing Suite This issue affects all MegaCore functions in the Video and Image If the output directory of a MegaWizard interface generated file is different from the project directory, an error is issued the generation fails to complete. Specify the same directory for your output files and the Quartus II project. Cannot Interrupt Hardware Generation The Cancel button in the MegaCore function Generation Report window may not immediately take effect because the "Generating hardware..." stage will only respond to an interrupt once it has completed. This issue affects all MegaCore functions in the Video and Image The hardware generation phase must be allowed to complete. This may take several minutes. You can then exit from the generation report window and re-invoke the MegaWizard Plug-In Manager to update the MegaCore function. You must wait until the hardware generation phase has been completed. 2 Altera Corporation

MegaCore Function Issues MegaCore Function Issues Altera has identified the following issues that affect specific MegaCore functions in the Video and Image Processing Suite: M4K Write Operations May Fail for Cyclone II Devices M4K block write operations may fail for Cyclone II devices with the Alpha Blending Mixer and Gamma Corrector MegaCore functions. This issue affects configurations using Cyclone II devices and the Alpha Blending Mixer or Gamma Corrector MegaCore function. The following error message is issued: Error: M4K memory block WYSIWYG primitive "vhdl_gam:vhdl_gam_inst TTA_X_smem_av:gamma_lut altsy ncram:\ds1:altsyncram_component altsyncram_rvh1:auto_ generated ram_block1a0" utilizes the dual-port dualclock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature. If you are targeting any affected revision (Rev a or b of the 2c35 or Rev a of any other Cyclone II part), set the CYCLONEII_SAFE_WRITE variable to RESTRUCTURE. This causes the Quartus II software to fix the problem at a cost in M4Ks and F max. If you are using a newer revision device, set the CYCLONEII_SAFE_WRITE variable to VERIFIED_SAFE which turns off the error message. Refer to the Cyclone II FPGA Family Errata Sheet for more information about this issue. This issue has been fixed for the latest silicon devices but remains an issue if you are using the earlier silicon. Long Generation Time for the Scaler The generation time for some configurations of the Scaler MegaCore function can be several hours. Altera Corporation 3

Video and Image Processing Suite This issue affects configuration of the Scaler MegaCore function with more than 9 horizontal and 9 vertical taps used in conjunction with runtime control. Selecting run-time control in conjunction with a large number of taps (more than 9) can cause long generation times. For example, a scaler with 16 horizontal taps and 16 vertical taps may take 3 hours to generate. There is no workaround. Precision Must be Set When Using Lanczos Coefficients When configuring the Scaler MegaCore function, you must choose the correct coefficient precision when using Lanczos coefficients. This issue affects configurations of the Scaler MegaCore function using the polyphase algorithm with Lanczos coefficients. The MegaCore function fails to generate. If you select polyphase mode with Lanczos coefficients, you must set the coefficient precision to be signed with 1 integer bit. Fraction bits can be set within the full range available in the GUI. The coefficient precision restriction will be enforced in future releases of the Video and Image 4 Altera Corporation

MegaCore Function Issues Clipping Cannot be Enabled if Resolution Less Than Window Clipping in the Scaler cannot be enabled when the input resolution is smaller than the value shown for the clipping window. This issue affects configurations of the Scaler MegaCore function where the input resolution is smaller than the disabled value for the clipping window (default 1024 768). Clipping cannot be enabled. Set the input resolution to be larger than the clipping resolution. Then enable clipping and make the clipping window small enough to be inside the required input resolution. Set the input resolution as required. Scaler with Run-Time Control Can Give Incorrect Data The Scaler MegaCore function can produce too little data and incorrect values in a small set of configurations. This issue affects the v7.1 Scaler MegaCore function with run-time resolution control enabled and the input/output sizes set to be unequal. (These sizes refer to the maximums that values that can be set during run time.) All filtering algorithms are affected. When the run-time registers are set to scale video streams down, there may be too little output data and the data will have incorrect values. Set the input/output resolutions to be the same, and large enough to cope with the largest values you intend to set at run time. Altera Corporation 5

Video and Image Processing Suite Contact Information Revision History For more information, contact Altera's mysupport website at www.altera.com/mysupport and click Create New Service Request. Choose the Product Related Request form. Table 2 shows the revision history for the Video and Image Processing Suite, v7.1 Errata Sheet. Table 2. Revision History Version Date Errata Summary 1.1 August 2007 Added errata for Scaler with Run-Time Control Can Give Incorrect Data 1.0 May 2007 First release of this errata sheet 101 Innovation Drive San Jose, CA 95134 www.altera.com Literature Services: literature@altera.com Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. 6 Altera Corporation