SEQUENTIAL CIRCUITS THE RELAY CIRCUIT

Similar documents
LATCHES & FLIP-FLOP. Chapter 7

Clocks. Sequential Logic. A clock is a free-running signal with a cycle time.

Introduction to Microprocessor & Digital Logic

(CSC-3501) Lecture 7 (07 Feb 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

CS 261 Fall Mike Lam, Professor. Sequential Circuits

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

CHAPTER 11 LATCHES AND FLIP-FLOPS

Flip-Flops and Sequential Circuit Design

LAB #4 SEQUENTIAL LOGIC CIRCUIT

Sequential Logic and Clocked Circuits

A clock is a free-running signal with a cycle time. A clock may be either high or low, and alternates between the two states.

Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays. Introduction to latches Chapter 9: Binary Arithmetic

Latches, Flip-Flops, and Registers. Dr. Ouiem Bchir

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Switching Circuits & Logic Design

Logic Design. Flip Flops, Registers and Counters

EKT 121/4 ELEKTRONIK DIGIT 1

Lecture 8: Sequential Logic

DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) LATCHES and FLIP-FLOPS

D Latch (Transparent Latch)

CHAPTER 1 LATCHES & FLIP-FLOPS

UNIT 11 LATCHES AND FLIP-FLOPS

Rangkaian Sekuensial. Flip-flop

ELCT201: DIGITAL LOGIC DESIGN

Module 4:FLIP-FLOP. Quote of the day. Never think you are nothing, never think you are everything, but think you are something and achieve anything.

To design a sequential logic circuit using D-Flip-flop. To implement the designed circuit.

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

YEDITEPE UNIVERSITY DEPARTMENT OF COMPUTER ENGINEERING. EXPERIMENT VIII: FLIP-FLOPS, COUNTERS 2014 Fall

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Simple Combination Lock Circuit Project. Johnathan Sam

Engr354: Digital Logic Circuits

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

RS flip-flop using NOR gate

MUX AND FLIPFLOPS/LATCHES

Sequential Circuits: Latches & Flip-Flops

Computer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Sequential Circuits

Synchronous Sequential Logic

Unit 9 Latches and Flip-Flops. Dept. of Electrical and Computer Eng., NCTU 1

ELCT201: DIGITAL LOGIC DESIGN

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

COMP2611: Computer Organization. Introduction to Digital Logic

INTRODUCTION TO SEQUENTIAL CIRCUITS

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

RS flip-flop using NOR gate

Unit 11. Latches and Flip-Flops

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

Principles of Computer Architecture. Appendix A: Digital Logic

Digital Fundamentals: A Systems Approach

Latches and Flip-Flops UNIT 11 LATCHES AND FLIP-FLOPS. How to Remember the Past? Recap: Two Types of Switching Circuits. Iris Hui-Ru Jiang Spring 2010

Sequential Logic Circuits

ECE 341. Lecture # 2

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

DIGITAL CIRCUIT LOGIC UNIT 11: SEQUENTIAL CIRCUITS (LATCHES AND FLIP-FLOPS)

CH 11 Latches and Flip-Flops

The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both).

Introduction. Serial In - Serial Out Shift Registers (SISO)

Introduction to Sequential Circuits

Sequential Design Basics

Switching Circuits & Logic Design

cascading flip-flops for proper operation clock skew Hardware description languages and sequential logic

3 Flip-Flops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.

Chapter 11 Latches and Flip-Flops

NEW MEXICO STATE UNIVERSITY Electrical and Computer Engineering Department. EE162 Digital Circuit Design Fall Lab 5: Latches & Flip-Flops

Lecture 7: Sequential Networks

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

Flip-Flops and Related Devices. Wen-Hung Liao, Ph.D. 4/11/2001

12/31/2010. Overview. 12-Latches and Flip Flops Text: Unit 11. Sequential Circuits. Sequential Circuits. Feedback. Feedback

Chapter. Synchronous Sequential Circuits

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

Sequential circuits. Same input can produce different output. Logic circuit. William Sandqvist

Slide 1. Flip-Flops. Cross-NOR SR flip-flop S R Q Q. hold reset set not used. Cross-NAND SR flip-flop S R Q Q. not used reset set hold 1 Q.

Multiplexor (aka MUX) An example, yet VERY useful circuit!

CHW 261: Logic Design

6. Sequential Logic Flip-Flops

Introduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops

Software Engineering 2DA4. Slides 9: Asynchronous Sequential Circuits

The basic logic gates are the inverter (or NOT gate), the AND gate, the OR gate and the exclusive-or gate (XOR). If you put an inverter in front of

Figure 30.1a Timing diagram of the divide by 60 minutes/seconds counter

COMP sequential logic 1 Jan. 25, 2016

L5 Sequential Circuit Design

CPS311 Lecture: Sequential Circuits

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180A DIGITAL SYSTEMS I Winter 2006

Chapter 8 Sequential Circuits

CPSC 121: Models of Computation Lab #5: Flip-Flops and Frequency Division

CSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid

Course Administration

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Chapter 5 Synchronous Sequential Logic

SEQUENTIAL LOGIC. Satish Chandra Assistant Professor Department of Physics P P N College, Kanpur

ESE 570 STATIC SEQUENTIAL CMOS LOGIC CELLS. Kenneth R. Laker, University of Pennsylvania, updated 25Mar15

Read-only memory (ROM) Digital logic: ALUs Sequential logic circuits. Don't cares. Bus

EXPERIMENT #6 DIGITAL BASICS

6.3 Sequential Circuits (plus a few Combinational)

Computer Architecture and Organization

LSN 12 Shift Registers

Previous Lecture Sequential Circuits. Slide Summary of contents covered in this lecture. (Refer Slide Time: 01:55)

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Logic Design II (17.342) Spring Lecture Outline

Digital Circuit And Logic Design I. Lecture 8

Transcription:

SEQUENTIAL CIRCUITS THE RELAY CIRCUIT This circuit is one big circle. The main switch is open and the flexible contact is closed. Note: A closed inverter (NOT gate) circuit performs the same function.

THE MAIN SWITCH IS CLOSED AND THE CIRCUIT IS COMPLETED.

THE COMPLETED CIRCUIT ACTIVATES THE ELECTROMAGNET WHICH PULLS DOWN THE FLEXIBLE CONTACT.

BUT WHEN THE CONTACT CHANGES POSITION, THE CIRCUIT IS NO LONGER COMPLETE; NOW THE ELECTROMAGNET IS DEACTIVATED AND THE FLEXIBLE CONTACT FLIPS BACK UP TO THE CLOSED POSITION TO COMPLETE THE CIRCUIT.

WHILE THE SWITCH IS CLOSED, THE FLEXIBLE CONTACT OPENS AND CLOSES REPEATEDLY THE COMMON BUZZER OR A BELL USES SUCH A CIRCUIT OR AN EXAMPLE OF A DIGITAL APPLICATION IS AN OSCILLATOR OR A CLOCK.

DIGITAL CIRCUITS AS MEMORY HOW ARE BITS STORED? CONSIDER THIS EXAMPLE OF A FEEDBACK CIRCUIT.

IN THIS CIRCUIT, THE OUTPUT OF THE LEFT NOR GATE IS THE INPUT TO THE RIGHT NOR GATE AND THE OUTPUT OF THE RIGHT NOR GATE IS IN TURN INPUT TO THE LEFT NOR GATE.

AT THE OUTSET, BOTH SWITCHES ARE OPEN, I.E., BOTH INPUTS ARE 0. SO, THE ONLY CURRENT FLOWING IN THIS CIRCUIT IS FROM THE LEFT NOR GATE OUTPUT TO THE RIGHT NOR GATE.

THE UPPER SWITCH IS NOW CLOSED. THE OUTPUT FROM THE LEFT NOR GATE BECOMES 0, WHICH CAUSES THE OUTPUT FROM THE RIGHT NOR GATE TO BECOME 1 AND THE LIGHT BULB IS TURNED ON.

NOW IF WE OPEN THE UPPER SWITCH (BACK TO ITS PREVIOUS POSITION,) AS IF BY MAGIC THE LIGHT REMAINS ON. THIS IS BECAUSE THE OUTPUT OF A NOR GATE IS 0 IF EITHER INPUT IS 1 AND THE OUTPUT OF THE LEFT NOR GATE REMAINS THE SAME (0). AT THIS POINT, THE UPPER SWITCH LOSES ITS EFFECT ON THE CIRCUIT BECAUSE THE OUTPUT OF THE LEFT NOR GATE REMAINS 0 THE TOP SWITCH MAY BE OPENED OR CLOSED WITHOUT AFFECTING THE OUTPUT TO THE LIGHT BULB.

WHEN THE LOWER SWITCH IS CLOSED, ONE OF THE INPUTS TO THE RIGHT NOR GATE BECOMES 1 AND ITS OUTPUT BECOMES 0, WHICH TURNS OFF THE LIGHT BULB. THE OUTPUT OF THE LEFT NOR GATE BECOMES 1.

NOW, WE CAN OPEN THE LOWER SWITCH AND THE LIGHT BULB REMAINS TURNED OFF. THIS IS WHERE WE STARTED.

SUMMARY Closing the top switch causes the light bulb to turn on, and stays on when the top switch is opened. Closing the bottom switch causes the light bulb to go off, and it stays off when the bottom switch is opened. It is possible for both switches to be open and the light bulb can be either on or off. This type circuit is said to have two stable states other wise known as a flip-flop or S- R (set-reset) circuit.

SUMMARY (CONT D) This type of circuit remembers which switch was most recently closed, e.g. if the light is on, surmise that the upper switch was most recently closed; if the light is off, the lower switch was most recently closed in this way, the circuit retains information. Flip-Flops or S-R latches add memory to a circuit by remembering what happened earlier which can further be applied to a circuit that can count or any circuit that relies on historical information of itself.

S-R LATCH CIRCUIT DIAGRAM

OUR LIGHT BULB IN THIS CONTEXT IS X; Y IS THE OPPOSITE OF X IF X IS 0, THEN Y IS 1 AND VICE VERSA.

INPUT S IS FOR SET AS IN SET X TO 1 AND INPUT R IS FOR RESET AS IN RESET X TO 0. WHEN S IS 1 (CLOSING THE TOP SWITCH) X BECOMES 1 AND Y BECOMES 0.

WHEN R IS 1 (CLOSING THE BOTTOM SWITCH) X BECOMES 0 AND Y BECOMES 1. WHEN BOTH INPUTS ARE 0, THE OUTPUT INDICATES WHETHER X WAS LAST SET OR RESET.

S-R / FLIP-FLOP LOGIC TABLE Inputs Outputs S R X Y 1 0 1 0 0 1 0 1 0 0 X Y 1 1 Disallowed Disallowed