Eric Baden (Broadcom) Ankit Bansal (Broadcom)

Similar documents
Error performance objective for 25 GbE

Error performance objective for 400GbE

Backplane NRZ FEC Baseline Proposal

FEC Issues PCS Lock SMs. Mark Gustlin Cisco IEEE Dallas 802.3ba TF November 2008

RS-FEC Codeword Monitoring for 802.3cd

802.3bj FEC Overview and Status IEEE P802.3bm

802.3bj Scrambling Options

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

Clause 74 FEC and MLD Interactions. Magesh Valliappan Broadcom Mark Gustlin - Cisco

FEC Options. IEEE P802.3bj January 2011 Newport Beach

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

50GbE and NG 100GbE Logic Baseline Proposal

FEC Architectural Considerations

Detailed. EEE in 100G. Healey, Velu Pillai, Matt Brown, Wael Diab. IEEE P802.3bj March, 2012

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

10G EPON 1G EPON Coexistence

Data Rate to Line Rate Conversion. Glen Kramer (Broadcom Ltd)

Toward Convergence of FEC Interleaving Schemes for 400GE

10GBASE-R Test Patterns

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

RS232 Connection. Graphic LCD Screen. Power Button. Charger Adapter Input LNB Output. MagicFINDER Digital SatLock Operating Manual

ISSCC 2006 / SESSION 14 / BASEBAND AND CHANNEL PROCESSING / 14.6

10GBASE-KR Start-Up Protocol

Thoughts on 25G cable/host configurations. Mike Dudek QLogic. 11/18/14 Presented to 25GE architecture ad hoc 11/19/14.

Achieving BER/FLR targets with clause 74 FEC. Phil Sun, Marvell Adee Ran, Intel Venugopal Balasubramonian, Marvell Zhenyu Liu, Marvell

Training Note TR-06RD. Schedules. Schedule types

40/100 GbE PCS/PMA Testing

100G PSM4 & RS(528, 514, 7, 10) FEC. John Petrilla: Avago Technologies September 2012

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

Updates for the Back-to-back Frame Benchmark

10GE WAN PHY: Physical Medium Attachment (PMA)

Programmable Pattern Generator For 10GBASE-R/W. Jonathan Thatcher. World Wide Packets

User Instruction Manual IQDBT105. DVB-T/T2 Terrestrial Receiver & Monitor.

VGA AUDIO SWITCHER S MANUAL

Training & EEE Baseline Proposal

Analysis of Link Budget for 3m Cable Objective

Agilent Technologies. N5106A PXB MIMO Receiver Tester. Error Messages. Agilent Technologies

Analysis of Link Budget for 3m Cable Objective

FEC Codes for 400 Gbps 802.3bs. Sudeep Bhoja, Inphi Vasu Parthasarathy, Broadcom Zhongfeng Wang, Broadcom

IEEE 802.3by D Gb/s Ethernet 2nd Task Force review comments

R4 AIS Class B Transponder

Impact of Clock Content on the CDR with Propose Resolution

(51) Int Cl.: H04L 1/00 ( )

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

DDA-UG-E Rev E ISSUED: December 1999 ²

Show Designer 3. Software Revision 1.15

Extra long-range RFID (proximity) card reader

Command line direct mode: This is relevant when a PC application is used to send and receive commands over the network port.

400GbE AMs and PAM4 test pattern characteristics

LE-650s Instruction Manual

FEC Selection for 25G/50G/100G EPON

5620 SAM SERVICE AWARE MANAGER MPTGS Driver Version Guide

OPERATION MANUAL OF MULTIHEAD WEIGHER

D9800 Alarm and Warning Messages

Smart Hawk Firing System User s Manual

IP LIVE PRODUCTION UNIT NXL-IP55

pc-based controller user guide for vers software

SCENEMASTER 3F QUICK OPERATION

Laboratory Exercise 7

100GBASE-FR2, -LR2 Baseline Proposal

Need for FEC-protected chip-to-module CAUI-4 specification. Piers Dawe Mellanox Technologies

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

INSTRUCTION MANUAL SATELLITE. Version V4.0. NTi R. NTi. 13V[] 17V[] 22Kc[]> TBrst[] DiSEqC[] ü. Edition 11/2004 DILAN 2150 SAT LEVEL METER

KV-901T & AV-901R. Quick Guide

C Module Description

Reference Guide Version 1.0

Further Studies of FEC Codes for 100G-KR

Transmission scheme for GEPOF

DXP-xMAP General List-Mode Specification

IP LIVE PRODUCTION UNIT NXL-IP55 USO RESTRITO. OPERATION MANUAL 1st Edition (Revised 2) [English]

DLA-HD350 / DLA-HD750 DLA-HD550 / DLA-HD950 DLA-HD990 DLA-RS10 / DLA-RS20 DLA-RS15 / DLA-RS25 DLA-RS35. RS-232C and Infrared Remote Control Guide

Further Investigation of Bit Multiplexing in 400GbE PMA

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

Room thermostat Instructions for Use. For the user. Instructions for Use. geotherm

application software

BAL Real Power Balancing Control Performance Standard Background Document

Baseline proposal update

EEE ALERT signal for 100GBASE-KP4

Application Space of CAUI-4/ OIF-VSR and cppi-4

Table LDCP codes used by the CLT {EPoC_PMD_Name} PCS for active CCDN

FN:4181M5.DOC MC4181N SERIES MASTER CLOCKS MC4181N

PAM8 Baseline Proposal

Luminato SNMP Monitoring Guide

Compatibility Notes for. P300 & P400 Series Satellite Modems

OPERATING INSTRUCTIONS

C-MAX. TSG200 Time signal generator TSG200. Time Signal Generator. Manual TSG200. RF Technology Specialist. Version. Revision. SPEC No.

Camera Interface Guide

CSC258: Computer Organization. Combinational Logic

Model VS-2A 2-Port VGA Switch with Audio & Serial Control

VGA AUDIO AUDIO MATRIX SWITCHER S MANUAL

... User Guide - Revision /23/04. H Happ Controls. Copyright 2003, UltraCade Technologies UVC User Guide 1/23/2004

Optimal Interleaving for Robust Wireless JPEG 2000 Images and Video Transmission

BAL Real Power Balancing Control Performance Standard Background Document

ET-REMOTE DISTANCE. Manual of ET-REMOTE DISTANCE

Ocean Sensor Systems, Inc. Wave Staff III, OSSI With 0-5V & RS232 Output and A Self Grounding Coaxial Staff

User Manual. Model 1372A and 1374A HDMI Switchers. 1T-SX-632 Model 1372A 2X1 Switcher. v1.3 2x1 SWITCHER. v1.3 INPUT ENHANCE POWER

MIGRATION TO FULL DIGITAL CHANNEL LOADING ON A CABLE SYSTEM. Marc Ryba Motorola Broadband Communications Sector

DMX-LINK QUICK OPERATION

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.

Transcription:

25GE hi_ber ISSUES Eric Baden (Broadcom) Ankit Bansal (Broadcom) IEEE 802.3by MARCH 8, 2015 Plenary 1

DEFINTION IEEE PCSs contain a BER monitor function. The output of the BER monitor is the hi_ber indication. The hi_ber variable is set when the number of 66 bit blocks that have an invalid Sync Header (SH) field during a pre-determined time frame (V) exceeds a predefined value (N). This effectively estimates the BER (or signal quality) of the line by measuring the BER of the SH bits (over period long to enough to have statistical meaning). When hi_ber is indicated, two things happen. The receive PCS is brought down, and at that time the PCS RX FSM is restarted. This does not restart the RS FEC. If Auto-Neg (AN) is enabled, AN will restart. This will result in a restart of the RS FEC, once the HCD is determined and the link attempts to come back up. IEEE 802.3by MARCH 8, 2015 Plenary 2

EXAMPLES 10G N==16, V==125us (+1%-25%), BER =~ >.8192 e-3. 40G N==97, V==1.25mss (+1%-25%), BER =~ >1.24 e-4 100G N==97, V==500us(+1%-25%), BER = =~ >1.24 e-4 NOTE: MLD speeds scale the window V based on the port speed.. WHAT TO DO FOR 25G? IDEALLY, for the same BER, and following the MLD approach of scaling the window V based on the port speed.: 25G N==16, V==50us (+1%-25%), BER =~ >.8192 e-3. THIS WOULD REQUIRE A CHANGE TO THE 25G PCS! IEEE 802.3by MARCH 8, 2015 Plenary 3

CL108 RS FEC EFFECT CL108 CHANGES SHs, AND THEREFORE CHANGES THE BER. WHEN CORRECTING, OR INDICATING UNCORRECTABLE ERRORS: CL108 FEC MODIFIES THE BER SEEN BY THE PCS BY MODIFYING SYNC HEADERS (SH) IN BLOCKS. CL108 SH MODIFICATIONS CAN RESULT IN hi_ber GETTING SET AND A RE-START OF AN. BASED ON THE MODE (bypass_correction_enable), THE RS FEC CAN INCREASE OR DECREASE THE BER. Bypass_correction allows increase from RS FEC BER(in) to PCS BER(in). Correcting allows increase or decrease Either way, the effective PCS BER(in) is not real. RELATED ISSUE: WHEN CL108 LOSES CW LOCK, IT INDICTES LOSS OF SIGNAL_OK, WHICH SHOULD BRING DOWN THE PCS. HOW DOES THIS WORK IF PCS AND FEC ARE NOT CO-RESIDENT IN SAME DEVICE? IEEE 802.3by MARCH 8, 2015 Plenary 4

SOME OPTIONS WE NEED TO DECIDE WHETHER TO REQUIRE A PCS CHANGE FROM CL49: IF NOT: 10G: BER =~ >.8192 e-3. 40G: BER =~ > 1.24 e-4 100G: BER = =~ > 1.24 e-4 25G: BER =~ >.32 e-3. HOWEVER: IF RS FEC CORRECTS SYMBOLS 8 uncorrectable bits/symbols results in at least 12 bad SH headers. More SH headers could be bad based on which symbols are bad. Possibly 1 but maximum of 2 uncorrectable CWs restarts AN (over 125us) IF FEC bypass_correction == 1 1 incorrect bit results in at least 12 bad SH headers. More SH headers could be bad based on bits and symbols that are bad. Possibly 1 but maximum of 2 uncorrectable CWs restarts AN (over 125us) IEEE 802.3by MARCH 8, 2015 Plenary 5

PROPOSAL ASSUME A CHANGE TO THE PCS FROM CL49 IS REQUIRED. WHEN THE RS FEC IS NOT INDICATING BAD CWs: Maintain enabling of BER Monitor. Scale the BER Monitor window to 50us with a count of 16 (BER of >.82e-3 same as CL49). Same scaling approach used between 40G and 100G. WHEN THE RS FEC IS INDICATING BAD CWs: Disable BER Monitor Let the RS FEC determine link quality via Symbol Error Counters. FEC maintains real symbol error rate information. Three, consecutive bad CWs will bring down the PCS. Management can monitor Counters to determine if FEC should be enabled. IEEE 802.3by MARCH 8, 2015 Plenary 6

RELATED ISSUE, PROPOSAL WHEN CL108 LOSES CW LOCK, IT INDICTES LOSS OF SIGNAL_OK, WHICH SHOULD BRING DOWN THE PCS, AND RE-START AN. HOW DOES THIS WORK IF THE PCS AND FEC ARE NOT CO-RESIDENT IN SAME DEVICE? WHAT GUARANTEES AN WILL BE RESTARTED? TWO OPTIONS (Allows for BER Monitor to be disabled): FEC CAN SEND ZEROs to THE PMD WHICH SENDS ZEROs to the PCS Results in loss of signal_ok in PCS. The FEC does not need to create output when there is no input. The FEC CAN SEND BAD SHs ON EVERY BLOCK Causes block_lock to be lost. BER Mon not needed. FEC would need to create output when there is no input. IEEE 802.3by MARCH 8, 2015 Plenary 7

SUMMARY UPDATE BER MONITOR WINDOW AND COUNT TO SCALE FROM 10G TO 25G (same as was done when scaling from 40G to 100G). DISABLE BER MONITOR WHEN RS FEC MODIFIES REAL SH RATE USE RS FEC MONITORS TO EVALUATE LINK QUALITY IEEE 802.3by MARCH 8, 2015 Plenary 8

THANK YOU! IEEE 802.3by MARCH 8, 2015 Plenary 9

BACKUP The CL108 FEC corrupts SH bits under the following conditions: If the FEC is correcting, and 8 symbols are uncorrectable: 12 out of 80 SHs in the CW are corrupted. If the FEC is not correcting, but is indicating, and at least one symbol is in error. 12 out of 80 SHs in the CW are corrupted. For each block of 257 bits in a CW that starts with a 1 b0, (there is at least one 66-bit block of control in the four blocks contained therein), and if the next four bits are all 1 b1, meaning all four of the 66 bit blocks are data type blocks, then there is a contradiction between the leading control indicator and following data indicators. In that case, the transcoder will corrupt the SH bits for all four of those 66 bit blocks. For each 66 bit block, after descrambling of the information that represents the block type, if the 4 bits that represent the final block type are all zeros, that is not legal, and the SH bits for that 66 bit block are also corrupted. BASED ON THE MODE (bypass_correction_enable), THE FEC CAN INCREASE OR DECREASE THE BER. If the FEC is correcting, but a CW is uncorrectable, there is no definition for the FEC output. The FEC could output valid SHs on every block, and the transcoding will only corrupt 12 SHs out of 80. IEEE 802.3by MARCH 8, 2015 Plenary 10