An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Similar documents
SEMICONDUCTOR TECHNOLOGY -CMOS-

SEMICONDUCTOR TECHNOLOGY -CMOS-

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

Lecture 1: Intro to CMOS Circuits

SA4NCCP 4-BIT FULL SERIAL ADDER

ANALYSIS OF POWER REDUCTION IN 2 TO 4 LINE DECODER DESIGN USING GATE DIFFUSION INPUT TECHNIQUE

Lecture 1: Circuits & Layout

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

EECS150 - Digital Design Lecture 2 - CMOS

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

[2 credit course- 3 hours per week]

Implementation of Low Power and Area Efficient Carry Select Adder

Digital Integrated Circuits A Design Perspective Solution

12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

Research Article Low Power 256-bit Modified Carry Select Adder

ECE Circuits Curriculum

TEST-3 (DIGITAL ELECTRONICS)-(EECTRONIC)

IC TECHNOLOGY Lecture 2.

Laboratory Objectives and outcomes for Digital Design Lab

FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current

L12: Reconfigurable Logic Architectures

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

VLSI Design Digital Systems and VLSI

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

Reconfigurable Architectures. Greg Stitt ECE Department University of Florida

Design and Analysis of Modified Fast Compressors for MAC Unit

ALONG with the progressive device scaling, semiconductor

Future of Analog Design and Upcoming Challenges in Nanometer CMOS

AIM: To study and verify the truth table of logic gates

24. Scaling, Economics, SOI Technology

Noise Margin in Low Power SRAM Cells

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

CMOS DESIGN OF FLIP-FLOP ON 120nm

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous)

DESIGN OF HIGH PERFORMANCE, AREA EFFICIENT FIR FILTER USING CARRY SELECT ADDER

EXPERIMENT #6 DIGITAL BASICS

Implementation of Memory Based Multiplication Using Micro wind Software

Integrated circuits/5 ASIC circuits

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

A High-Speed Low-Power Modulo 2 n +1 Multiplier Design Using Carbon-Nanotube Technology

An Efficient IC Layout Design of Decoders and Its Applications

CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay

Analog, Mixed-Signal, and Radio-Frequency (RF) Electronic Design Laboratory. Electrical and Computer Engineering Department UNC Charlotte

MOS Logic Families. Somayyeh Koohi. Department of Computer Engineering Sharif University of Technology

EECS 270 Final Exam Spring 2012

High Performance Carry Chains for FPGAs

International Journal of Engineering Trends and Technology (IJETT) - Volume4 Issue8- August 2013

Design and analysis of RCA in Subthreshold Logic Circuits Using AFE

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

LFSR Counter Implementation in CMOS VLSI

Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

VLSI IEEE Projects Titles LeMeniz Infotech

Combinational Logic Gates

A Design for Improved Very Low Power Static Flip Flop Using Two Inverters and Five NORs

ELEN Electronique numérique

LUT Design Using OMS Technique for Memory Based Realization of FIR Filter

Computer Architecture and Organization

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

CHAPTER 4 RESULTS & DISCUSSION

Designing of VLSI Circuits with MOS and CMOS

DESIGN AND SIMULATION OF LOW POWER JK FLIP-FLOP AT 45 NANO METER TECHNOLOGY

A Novel Architecture of LUT Design Optimization for DSP Applications

IE1204 Digital Design L1 : Course Overview. Introduction to Digital Technology. Binary Numbers

EE-382M VLSI II FLIP-FLOPS

International Journal of Engineering Research-Online A Peer Reviewed International Journal

CS/EE 181a 2010/11 Lecture 6

WELCOME. ECE 2030: Introduction to Computer Engineering* Richard M. Dansereau Copyright by R.M. Dansereau,

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

L11/12: Reconfigurable Logic Architectures

ROM MEMORY AND DECODERS

EE5780 Advanced VLSI CAD

ESE534: Computer Organization. Previously. Today. Previously. Today. Preclass 1. Instruction Space Modeling

Digital Principles and Design

Design and Implementation of Low-Power and Area-Efficient for Carry Select Adder (Csla)

PICOSECOND TIMING USING FAST ANALOG SAMPLING

Designing Fir Filter Using Modified Look up Table Multiplier

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

006 Dual Divider. Two clock/frequency dividers with reset

128 BIT CARRY SELECT ADDER USING BINARY TO EXCESS-ONE CONVERTER FOR DELAY REDUCTION AND AREA EFFICIENCY

TYPICAL QUESTIONS & ANSWERS

LUT OPTIMIZATION USING COMBINED APC-OMS TECHNIQUE

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

Design and Implementation of High Speed 256-Bit Modified Square Root Carry Select Adder

DESIGN AND IMPLEMENTATION OF SYNCHRONOUS 4-BIT UP COUNTER USING 180NM CMOS PROCESS TECHNOLOGY

PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS

Low-Power Decimation Filter for 2.5 GHz Operation in Standard-Cell Implementation

FPGA IMPEMENTATION OF LOW POWER AND AREA EFFICIENT CARRY SELECT ADDER

WINTER 14 EXAMINATION

Power Optimization of Linear Feedback Shift Register (LFSR) using Power Gating

Power Reduction Techniques for a Spread Spectrum Based Correlator

1967 FIRST PRODUCTION MOS CHIPS 1969 LSI ( TRANSISTORS) PMOS, NMOS, CMOS 1969 E-BEAM PRODUCTION, DIGITAL WATCHES, CALCULATORS 1970 CCD

PERFORMANCE ANALYSIS OF AN EFFICIENT PULSE-TRIGGERED FLIP FLOPS FOR ULTRA LOW POWER APPLICATIONS

Sequential Logic. References:

Transcription:

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design Presented at EE1001 Oct. 16th, 2018 By Hua Tang

The first electronic computer (1946) 2

First Transistor (Bipolar) First transistor Bell Labs, 1948

The First Integrated Circuits Bipolar logic 1960 s ECL 3-input Gate Motorola 1966 4

Basic IC circuit component: MOS transistor MOS: Metal Oxide Semiconductor

Intel 4004 Micro-Processor 1971 1000 transistors < 1MHz operation 10μm technology 6

Transition to Automation and Regular Structures Intel 4004 ( 71) Intel 8080 Intel 8085 Intel 8286 Intel 8486 Courtesy Intel

Intel Pentium (IV) microprocessor 2001 42 Million transistors 1.5 GHz operation 0.18μm technology 8

Intel Core 2 Duo Processor 2006 291 Million transistors 3 GHz operation 65nm technology 9

More recent Processors 2007 800 Million transistors 2 GHz operation 45nm technology 2010 Core i7 1.2 Billion transistors 3.3 GHz operation 32nm technology 2012 Core i7 (newer generations) 1.7 Billion transistors 4.0 GHz operation 22nm technology 2015 14nm, 2017 10nm, and 2018 7nm, 2019 5nm? 10

More recent Processors Source: https://en.wikipedia.org/wiki/transistor_count 11

Power Consumption

Power density Thermal hot spots 1. Hot spots are smaller in relation to the total die size 2. Scaling typically do NOT reduce power more than they reduce size (say from 90 nm -> 14 nm) 3. multi-core? Lowpower technologies? Source: Digital EE141 Integrated Circuits 2nd https://forums.anandtech.com/threads/cpu-power-density-trend.2416388/ Introduction 13

Not Only Microprocessors Cell Phone HDTV PDA Small Signal RF Power RF. Power Management Analog Baseband Digital Baseband (DSP + MCU)

31 Digital EE141 Integrated Circuits 2nd Source: An Chen, ConFab 2015 Introduction

What is a MOS Transistor? A Switch! An MOS Transistor V GS V T V GS S R on D

MOS Transistors - Types and Symbols D G S NMOS if G= 1 or Vdd switch on G S D PMOS if G= 0 or Gnd switch on

The CMOS Inverter: A First Glance V DD V in V out C L

CMOS Inverter First-Order DC Analysis V DD V DD R p V =0 out V =V out DD R n V in = V DD V in = 0

NMOS Transistors in Series/Parallel Connection Transistors can be thought as a switch controlled by its gate signal NMOS switch closes when switch control input is high A B X Y Y = X if A and B A X B Y Y = X if A OR B NMOS Transistors pass a strong 0 but a weak 1

PMOS Transistors in Series/Parallel Connection PMOS switch closes when switch control input is low A B X Y Y = X if A AND B = A + B A X B Y Y = X if A OR B = AB PMOS Transistors pass a strong 1 but a weak 0

Example Gate: NAND

Example Gate: NOR

Full-Adder A B Cin Full adder Sum Cout

The Binary Adder A B Cin Full adder Sum Cout S = A B C i = ABC i + ABC i + ABC i + ABC i C o = AB + BC i + AC i

Complimentary Static CMOS Full Adder V DD V DD C i A B A B A B A C i X B C i V DD C i A S C i A B B V DD A B C i A C o B 28 Transistors

The Ripple-Carry Adder A 0 B 0 A 1 B 1 A 2 B 2 A 3 B 3 C i,0 C o,0 C o,1 C o,2 C o,3 FA FA FA FA (= C i,1 ) S 0 S 1 S 2 S 3

SRAM Memory cell

The add-up 32-bit adder: >3,000 32-bit comparator: >3,000 32-bit multiplier: >50,000 1k SRAM: 6,000

Example project: FFT Butterfly Unit Layout

8-bit CPU Layout

FIR Filter INPUT STORAGE CONT ROL COEFFICIENTS STORAGE x[n]h[k]: ARITHMETIC RESULTS STORAGE Module 1 Control Module Module 2 Input Module Module 3 Coefficients Module Module 4 Arithmetic Module Module 5 Results Storage

A Delta-Sigma A/C Converter By: Matt Webb, Hairong Chang

Career in VLSI/IC Intel, AMD, Texas Ins.,, National Semi., Cypress Semi,. Apple, Qualcomm, Broadcom, Samsung, Micron, Seagate, WesternDigital Cadence, Synopsys, MentorGraphics Xilinx, Altera,. Picture from Beyond-CMOS Digital EE141 Integrated Circuits 2nd Technology Roadmap, An Chen, Emerging Research Devices (ERD), ITRS Introduction

Technology Innovations Driven by Scaling 4 Beyond-CMOS technologies Digital EE141 Integrated Circuits 2nd J. Y.C. Sun, VLSI Tech., T2 (2013) Introduction Source: An Chen, ConFab 2015

Contact Information: Office: MWAH 276 Hour: 10-11am, MTWF Phone: 726-7095 Email: htang@d.umn.edu Http: www.d.umn.edu/~htang