Code-aided Frame Synchronization

Similar documents
Optimum Frame Synchronization for Preamble-less Packet Transmission of Turbo Codes

Frame Synchronization in Digital Communication Systems

On the Complexity-Performance Trade-off in Code-Aided Frame Synchronization

Performance of a Low-Complexity Turbo Decoder and its Implementation on a Low-Cost, 16-Bit Fixed-Point DSP

Decoder Assisted Channel Estimation and Frame Synchronization

Part 2.4 Turbo codes. p. 1. ELEC 7073 Digital Communications III, Dept. of E.E.E., HKU

Improving Frame FEC Efficiency. Improving Frame FEC Efficiency. Using Frame Bursts. Lior Khermosh, Passave. Ariel Maislos, Passave

PERFORMANCE OF NEW ATTACHED SYNC MARKERS FOR TURBO-CODE FRAME SYNCHRONIZATION IN DEEP-SPACE TELEMETRY SCENARIO

Analog Sliding Window Decoder Core for Mixed Signal Turbo Decoder

FPGA Implementation of Convolutional Encoder And Hard Decision Viterbi Decoder

A NOTE ON FRAME SYNCHRONIZATION SEQUENCES

Successive Cancellation Decoding of Single Parity-Check Product Codes

data and is used in digital networks and storage devices. CRC s are easy to implement in binary

FEC Selection for 25G/50G/100G EPON

VITERBI DECODER FOR NASA S SPACE SHUTTLE S TELEMETRY DATA

Operating Bio-Implantable Devices in Ultra-Low Power Error Correction Circuits: using optimized ACS Viterbi decoder

Hardware Implementation of Viterbi Decoder for Wireless Applications

Application of Symbol Avoidance in Reed-Solomon Codes to Improve their Synchronization

On the Performance of Short Tail-Biting Convolutional Codes for Ultra-Reliable Communications

The implementation challenges of polar codes

Low-Floor Decoders for LDPC Codes

VirtualSync: Timing Optimization by Synchronizing Logic Waves with Sequential and Combinational Components as Delay Units

Implementation of a turbo codes test bed in the Simulink environment

Investigation of the Effectiveness of Turbo Code in Wireless System over Rician Channel

THE USE OF forward error correction (FEC) in optical networks

Adaptive decoding of convolutional codes

FRAME ERROR RATE EVALUATION OF A C-ARQ PROTOCOL WITH MAXIMUM-LIKELIHOOD FRAME COMBINING

High Speed Optical Networking: Task 3 FEC Coding, Channel Models, and Evaluations

A Robust Turbo Codec Design for Satellite Communications

Detection and demodulation of non-cooperative burst signal Feng Yue 1, Wu Guangzhi 1, Tao Min 1

AUDIOVISUAL COMMUNICATION

An Implementation of a Forward Error Correction Technique using Convolution Encoding with Viterbi Decoding

CHAPTER 6 ASYNCHRONOUS QUASI DELAY INSENSITIVE TEMPLATES (QDI) BASED VITERBI DECODER

Design And Implementation Of Coding Techniques For Communication Systems Using Viterbi Algorithm * V S Lakshmi Priya 1 Duggirala Ramakrishna Rao 2

Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security

Design and Implementation of Encoder and Decoder for SCCPM System Based on DSP Xuebao Wang1, a, Jun Gao1, b and Gaoqi Dou1, c

This paper is a preprint of a paper accepted by Electronics Letters and is subject to Institution of Engineering and Technology Copyright.

Fault Detection And Correction Using MLD For Memory Applications

Logic Design II (17.342) Spring Lecture Outline

Sequential Circuit Design: Principle

Performance Improvement of AMBE 3600 bps Vocoder with Improved FEC

VA08V Multi State Viterbi Decoder. Small World Communications. VA08V Features. Introduction. Signal Descriptions

Scalability of MB-level Parallelism for H.264 Decoding

BER MEASUREMENT IN THE NOISY CHANNEL

Wyner-Ziv Coding of Motion Video

Using Embedded Dynamic Random Access Memory to Reduce Energy Consumption of Magnetic Recording Read Channel

WYNER-ZIV VIDEO CODING WITH LOW ENCODER COMPLEXITY

Built-In Self-Test (BIST) Abdil Rashid Mohamed, Embedded Systems Laboratory (ESLAB) Linköping University, Sweden

Final Exam review: chapter 4 and 5. Supplement 3 and 4

TERRESTRIAL broadcasting of digital television (DTV)

NUMEROUS elaborate attempts have been made in the

BER Performance Comparison of HOVA and SOVA in AWGN Channel

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

VHDL IMPLEMENTATION OF TURBO ENCODER AND DECODER USING LOG-MAP BASED ITERATIVE DECODING

Technical report on validation of error models for n.

Jin-Fu Li Advanced Reliable Systems (ARES) Laboratory. National Central University

Bridging the Gap Between CBR and VBR for H264 Standard

Figure.1 Clock signal II. SYSTEM ANALYSIS

Digital Circuits. Innovation Fellows Program

REDUCED-COMPLEXITY DECODING FOR CONCATENATED CODES BASED ON RECTANGULAR PARITY-CHECK CODES AND TURBO CODES

Administrative issues. Sequential logic

Novel Correction and Detection for Memory Applications 1 B.Pujita, 2 SK.Sahir

Joint use of LTP and Erasure FEC for space environments (ECLSA 2.0)

176 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 13, NO. 2, FEBRUARY 2003

SSTV Transmission Methodology

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Robust 3-D Video System Based on Modified Prediction Coding and Adaptive Selection Mode Error Concealment Algorithm

On the design of turbo codes with convolutional interleavers

Implementation of CRC and Viterbi algorithm on FPGA

FAULT SECURE ENCODER AND DECODER WITH CLOCK GATING

gresearch Focus Cognitive Sciences

PRACTICAL PERFORMANCE MEASUREMENTS OF LTE BROADCAST (EMBMS) FOR TV APPLICATIONS

Distributed Video Coding Using LDPC Codes for Wireless Video

DESIGN AND SIMULATION OF A CIRCUIT TO PREDICT AND COMPENSATE PERFORMANCE VARIABILITY IN SUBMICRON CIRCUIT

ni.com Digital Signal Processing for Every Application

High-Speed ADC Building Blocks in 90 nm CMOS

Unequal Error Protection Codes for Wavelet Image Transmission over W-CDMA, AWGN and Rayleigh Fading Channels

Sharif University of Technology. SoC: Introduction

IMPLEMENTATION ISSUES OF TURBO SYNCHRONIZATION WITH DUO-BINARY TURBO DECODING

Co-location of PMP 450 and PMP 100 systems in the 900 MHz band and migration recommendations

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

Reconstruction of Ca 2+ dynamics from low frame rate Ca 2+ imaging data CS229 final project. Submitted by: Limor Bursztyn

2 MHz Lock-In Amplifier

VISUAL CONTENT BASED SEGMENTATION OF TALK & GAME SHOWS. O. Javed, S. Khan, Z. Rasheed, M.Shah. {ojaved, khan, zrasheed,

EFM Copper Technical Overview EFM May, 2003 Hugh Barrass (Cisco Systems), Vice Chair. IEEE 802.3ah EFM Task Force IEEE802.

Compressed-Sensing-Enabled Video Streaming for Wireless Multimedia Sensor Networks Abstract:

Design Project: Designing a Viterbi Decoder (PART I)

Course 10 The PDH multiplexing hierarchy.

<EDGE Looped based BER and TX measurements using ARB files on the R&S CMW 500> Products: R&S CMW500 R&S CMW- KW200 R&S CMW- KM200. <Application Note>

Bit Swapping LFSR and its Application to Fault Detection and Diagnosis Using FPGA

An MFA Binary Counter for Low Power Application

ECE 5765 Modern Communication Fall 2005, UMD Experiment 10: PRBS Messages, Eye Patterns & Noise Simulation using PRBS

C O B A R 18R U s e r G u i d e P a g e 1. User Guide COBRA 18R. Wireless Firing System.

Error performance objective for 25 GbE

A Discrete Time Markov Chain Model for High Throughput Bidirectional Fano Decoders

RS-FEC Codeword Monitoring for 802.3cd

Review paper on study of various Interleavers and their significance

Unit 11. Latches and Flip-Flops

Logic Analysis Basics

Logic Analysis Basics

Transcription:

DLR.de Chart 1 Code-aided Frame Synchronization MCM 2015 Munich Workshop on Coding and Modulation 30 & 31 July 2015 Stephan Pfletschinger (joint work with Monica Navarro and Pau Closas) Institute for Communication and Navigation

DLR.de Chart 2 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 State of the Art Problem: Find start of frame, typically marked with a sync word Typical frame structure observation window y sync data d 1 data d word s 2 sync word s data d 3 Typical approach Sliding observation window of length NNs Compare received symbols yy nn yy nn, yy nn+1,, yy nn+nn s 1 with known sync word ss = ss 1, ss 2,, ss NN s For each position of the observation window, compute a metric Λ yy nn Commonly used metric: hard or soft correlation

DLR.de Chart 3 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Frame Structure: Periodic or not Two cases for frame structure: 1. Periodically inserted sync word [Massey 1972] Constant frame length NN f = NN s + NN c Find position which maximizes metric: nn = arg max Λ yy nn 2. One-shot frame synchronization [Chiani 2006] Frame length is variable or unknown Delay or memory constraints do not allow to process the entire frame Hypothesis testing H 0 : yy = dd + ww data H 1 : yy = ss + ww sync word [Massey 1972] J. L. Massey, Optimum frame synchronization, IEEE Trans. Commun., April 1972. [Chiani 2006] M. Chiani, M. G. Martini, On sequential frame synchronization in AWGN channels, IEEE Trans. Commun., Feb. 2006.

DLR.de Chart 4 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Hypothesis Testing with Likelihood Ratio Test (LRT) Likelihood Ratio Test (LRT) y is sync word Λ yy pp yy H 1 pp yy H 0 DD 1 DD 0 λλ y is not sync word mixed data case is neglected Channel model: BI-AWGN yy nn = xx nn + ww nn, xx nn 1,1, ww nn NN 0, NN 0 2 This leads to the metric (Massey-Chiani) NN ss Λ MC yy = 2 NN 0 ss nn yy nn ln cosh nn=1 2 NN 0 yy nn

DLR.de Chart 5 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Frame Syncronization Error for Deep-Space Uplink vs. Word Error Rate of new Channel Code

DLR.de Chart 6 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 FSE and WER for (2048,1024) LDPC code (deep-space downlink)

DLR.de Chart 7 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Observations and possible Enhancement: Exploit Additional Structure in the Frame Observations Massey-Chiani metric is significantly better than correlation However, FER is limited by sync errors, not by decoding errors increase length of sync word? exploit additional information! Additional structure: Sync word is often preceded by an acquisition or idle sequence Channel code acquisition sequence a sync word s codeword d 1 observation window y codeword d 2

DLR.de Chart 8 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 A: Exploit Acquisition Sequence The acquisition sequence is an alternating ±1 sequence Consider this information in LRT Mixed data case is not negligible anymore Increase size of observation window: yy nn yy nn, yy nn+1,, yy nn+mm 1 with MM NN ss Example positions of extended observation window a 2 a A-1 a A s 1 s 2 s N r 1 r 2 a 1 m = 1 r M-1 r M r 1 r 2 r M-1 r M m = 2 r 1 r 2 r M-1 r M m = N+1 Hypotheses: H 0 : mm = 1,2,, NN ss H 1 : mm = NN ss + 1

DLR.de Chart 9 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 LRT considering acquisition sequence Likelihood ratio test leads to Λ LRT A yy = ln cosh NN ss ln ρρ mm cosh mm=1 MM NN ss 2 NN 0 nn=1 MM mm+1 1 nn yy nn + ln cosh 2 1 nn yy NN nn 0 nn=1 cosh MM 2 ss NN nn MM+NNss yy nn 0 nn=mm NN ss +1 MM 2 ss NN nn MM+mm 1 yy nn 0 nn=mm mm+2 all positions of observation window have to be considered

DLR.de Chart 10 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 A: Simulation Results for 16-bit sync word N s = 16 bit

DLR.de Chart 11 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Observations Significant improvement by considering preceding acquisition (or idle) sequence Small improvement by extending observation window beyond length of sync word B: Exploit Acquisition Sequence and (perfect) Error Detection Long observation window which contains sync word with high probability Find peak of metric detection of maximum, like in periodic case Channel code provides error detection: eliminate false alarms Consider not only position with maximum metric, but the first L positions

DLR.de Chart 12 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 B: Simulation results for 16-bit sync word, 64-bit buffer (perfect error detection)

DLR.de Chart 13 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Observations method B Significant improvement by exploiting error detection capabilities of channel code (here assumed ideal) C: Frame sync without sync word: Code-based only Metrics 1. Number of satisfied parity checks 2. Sum of magnitude of APP L-values 3. Euclidian distance between reconstructed modulated sequence and received sequence [Hamkins 2011] J. Hamkins, Frame Synchronization Without Attached Sync Markers, IEEE Aerospace Conf. 2011. Earlier works: Matsumoto and Imai,2002. Wymeersch et al., 2003, 2006. Lee et al., 2007, 2008.

DLR.de Chart 14 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 C: (128, 64) binary LDPC code 16-bit sync word

DLR.de Chart 15 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 C: (2048,1024) binary LDPC code (CCSDS AR4JA) 64-bit sync word

DLR.de Chart 16 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 C: (3576,1784) CCSDS turbo code

DLR.de Chart 17 > Code-aided frame synchronization> Stephan Pfletschinger 2015-07-31 Discussion LDPC: Only number of satisfied check nodes performs well Turbo: Sum of posterior L-values works well Code-aided frame sync can match performance of channel code High complexity Different optimum metrics for turbo and LDPC codes [Results are preliminar] Summary and Outlook Presented results are based on receiver enhancements A: Frame sync based on sync marker alone results in poor performance B: Exploitation of error detection is not always feasible (or desired) C: Code-only based frame sync has high complexity Way forward: Joint design of channel code and sync constraints