ABSTRACT. List of Tables 1 Excitation, Sample/Hold, and Direct Comparator Input Configurations DCM Register Configuration...

Similar documents
Dual Link DVI Receiver Implementation

ScanExpress JET. Combining JTAG Test with JTAG Emulation to Reduce Prototype Development Time. Ryan Jones Corelis, Inc. An EWA Technologies Company

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to

MSP430F15x/16x/161x Device Erratasheet Current Version

TMS320C6000: Board Design for JTAG

Analog Reconstruction Filter for HDTV Using the THS8133, THS8134, THS8135, THS8200

Interfacing the TLC5510 Analog-to-Digital Converter to the

AN-1729 DP83640 IEEE 1588 PTP Synchronized Clock Output

IP-DDC4i. Four Independent Channels Digital Down Conversion Core for FPGA FEATURES. Description APPLICATIONS HARDWARE SUPPORT DELIVERABLES

DLP Discovery Applications FPGA Pattern Generator Design. User's Guide

DLP LightCrafter Display 4710 EVM User s Guide

COP820CJ Application Note 953 LCD Triplex Drive with COP820CJ

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Check our knowledge base at

Lab 3: Timer and Clock

Test Report TIDA /14/2014. Test Report For TIDA Aptina Automotive Camera Module 02/14/2014

Q&A Watchdog Timer Configuration for DRV3205-Q1

Integrated Circuit for Musical Instrument Tuners

WM8725 EVALUATION BOARD USER HANDBOOK. The WM8725 is high performance Stereo DAC.

Frequently Asked Questions

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

ADC0804C, ADC BIT ANALOG-TO-DIGITAL CONVERTERS WITH DIFFERENTIAL INPUTS

Using DLP LightCrafter 4500 Triggers to Synchronize Cameras to Patterns

Analog Technologies. LED Bulb ATLB3W20

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

FIFO Memories: Solution to Reduce FIFO Metastability

National s Clock Design Tool v1.1 Instructions

SN54192, SN54193, SN54LS192, SN54LS193, SN74192, SN74193, SN74LS192, SN74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

Timing Analysis of Synchronous and Asynchronous Buses

SN54ALS374A, SN54AS374, SN74ALS374A, SN74AS374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54273, SN54LS273, SN74273, SN74LS273 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

DMC550 Technical Reference

SN54AHC273, SN74AHC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

Triple RTD. On-board Digital Signal Processor. Linearization RTDs 20 Hz averaged outputs 16-bit precision comparator function.

SN54HC574, SN74HC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

TV Synchronism Generation with PIC Microcontroller

UNIT V 8051 Microcontroller based Systems Design

AN4184 Application note

SN74F161A SYNCHRONOUS 4-BIT BINARY COUNTER

Obsolete Product(s) - Obsolete Product(s)

Noise Detector ND-1 Operating Manual

Hello and welcome to this presentation of the STM32L4 Analog-to-Digital Converter block. It will cover the main features of this block, which is used

STEVAL-CCM003V1. Graphic panel with ZigBee features based on the STM32 and SPZBE260 module. Features. Description

SAU510-USB ISO PLUS v.2 JTAG Emulator. User s Guide 2013.

DT9857E. Key Features: Dynamic Signal Analyzer for Sound and Vibration Analysis Expandable to 64 Channels

Data Conversion and Lab (17.368) Fall Lecture Outline

M4000 Diagnostic Test System For Power Apparatus Condition Assessment

3G/HD/SD-SDI to HDMI Converter

LMH0024. LMH V SMPTE 259M / 344M Adaptive Cable Equalizer. Literature Number: SNLS210F

MSP430-HG2231 development board Users Manual

LMH0302 LMH0302 3Gbps HD/SD SDI Cable Driver

LMH6586 LMH x16 Video Crosspoint Switch

Major Differences Between the DT9847 Series Modules

EVALPM8803-FWD. EVALPM8803-FWD: IEEE802.3at compliant demonstration kit with synchronous active clamp forward PoE converter. Features.

A MISSILE INSTRUMENTATION ENCODER

STEVAL-IHM021V W, 3-phase inverter based on the L6390 and UltraFASTmesh MOSFET for speed FOC of 3-phase PMSM motor drives. Features.

Multi-Media Card (MMC) DLL Tuning

Sources of Error in Time Interval Measurements

DT9834 Series High-Performance Multifunction USB Data Acquisition Modules

ADC Peripheral in Microcontrollers. Petr Cesak, Jan Fischer, Jaroslav Roztocil

16-BIT LOAD CELL/DUAL STATUS INPUT

Multi-channel LED driver with integrated boost controller for medium, large LCD panel backlight based on LED7708 and STM32F103C6T6A

DT9837 Series. High Performance, USB Powered Modules for Sound & Vibration Analysis. Key Features:

Solutions to Embedded System Design Challenges Part II

Data Converters and DSPs Getting Closer to Sensors

GS1881, GS4881, GS4981 Monolithic Video Sync Separators

WM8761 Evaluation Board User Handbook. The WM8761 is a 24-bit 192kHz Stereo DAC. 1 x WM8761-EV1B Evaluation Board (Labelled WM8761_EV1)

Optical Engine Reference Design for DLP3010 Digital Micromirror Device

ST10F273M Errata sheet

Very low-noise, high-efficiency DC-DC conversion circuit

SignalTap Plus System Analyzer

LMH0344 LMH Gbps HD/SD SDI Adaptive Cable Equalizer

4 MHz Lock-In Amplifier

STEVAL-IHM024V W 3-phase inverter using the L6390 and STGDL6NC60DI for vector control. Features. Applications. Description

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

Application Note #63 Field Analyzers in EMC Radiated Immunity Testing

Figure 1. High Efficiency T8 LED Tube. Figure 3. Full View of Light High Efficiency T8 LED Tube

Coincidence Detection using the Broadcom AFBR-S4N44P163 4 x 4 SiPM Array and the Vertilon SIB916 Sensor Interface Board Application Note

GFT Channel Slave Generator

General purpose low noise wideband amplifier for frequencies between DC and 2.2 GHz

USB-TG124A Tracking Generator User Manual

AN3075 Application note

Digital Delay / Pulse Generator DG535 Digital delay and pulse generator (4-channel)

Maintenance/ Discontinued

High Resolution Multicolor Contrast Scanner. Dimensioned drawing

Obsolete Product(s) - Obsolete Product(s)

Digital Strobe Tuner. w/ On stage Display

SingMai Electronics SM06. Advanced Composite Video Interface: HD-SDI to acvi converter module. User Manual. Revision 0.

NI-DAQmx Device Considerations

TC285SPD-B x 1002 PIXEL IMPACTRON TM CCD IMAGE SENSOR SOCS093 JANUARY 2006

Tutorial on Technical and Performance Benefits of AD719x Family

DLP LightCrafter Display 4710 EVM User s Guide

ECE 4220 Real Time Embedded Systems Final Project Spectrum Analyzer

Real-time Chatter Compensation based on Embedded Sensing Device in Machine tools

Mobile Pixel Link Level-0

ECMF4-20A42N10. Common mode filter with ESD protection for high speed serial interface. Features. Applications. Description

STEVAL-ILH004V1. 70 W electronic ballast for metal halide lamp (HID) based on the L6382D5 and ST7FLITE49K2. Features. Description

LED7706/7/8. LED drivers for backlighting and lighting applications.

AN2421 Application note

Transcription:

Application Report SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration Robert Sabolovic... MSP430 - Advanced Embedded Controls ABSTRACT With this document, the user will become familiar with the features implemented in the MSP430 scan interface module relating to calibration of the SIFDACRx threshold limits for the channel input comparator control circuitry. Two methods of calibration are discussed, Text Cycle Insertion and Direct Comparator Measurement. Contents 1 Scan Interface Calibration Methodology... 1 2 Scan Interface Configuration Overview... 2 3 Test Cycle Insertion (TCI) Scan Interface... 3 4 Direct Comparator Measurement (DCM) Scan Interface... 6 5 References... 10 List of Figures 1 TCI Synchronization... 4 2 TCI System Configuration Example... 5 3 TCI LC Sensor Example... 6 4 Timer1_A Output Stage from Scan Interface... 7 5 DCM Operation Example... 9 List of Tables 1 Excitation, Sample/Hold, and Direct Comparator Input Configurations... 2 2 DCM Register Configuration... 8 1 Scan Interface Calibration Methodology When using the features of the scan interface module, proper calibration of the SIFDACRx registers is critical for correct interpretation of the compare or channel input applied to the scan interface comparator. Without proper calibration (or recalibration), sensor drift or system noise can corrupt data interpretation, thus creating inaccurate or completely erroneous results. There are two primary methods of calibration implemented in the scan interface module. Selecting the appropriate method for calibration is highly dependent upon the types of circuitry used, as well as the types of signals being compared. Knowing this information, the appropriate calibration methodology can be selected. The first calibration method, and the only one that is 100% integrated into the scan interface module, is the Test Cycle Insertion (TCI). The second calibration methodology is the Direct Comparator Measurement (DCM). The TCI method utilizes built-in control circuitry to insert a test-cycle operation within a normal scan cycle. The DCM performs direct timing analysis of the resulting comparator signal by interfacing the scan interface comparator output to the capture/compare inputs of the Timer1_ A. SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration 1

Scan Interface Configuration Overview 2 Scan Interface Configuration Overview 2.1 Scan Interface Input Configuration 2.2 Scan Interface Register Configuration www.ti.com Before beginning the calibration methodology, some basic configuration setup is required. First, identify the applied inputs and configure them properly. Next, identify which type of sensor input is applied, and choose the appropriate scan interface configuration setting using SIFCTL2. Finally, configure the scan frequency using SIFCTL4, and generate the measurement timing using SIFTSMx. Before proceeding into the appropriate calibration operation, first select the input interface requirements. If using either the excitation (for LC sensors) or sample-and-hold (for half-bridge sensors like GMR) interfaces, SIFCH.0 to SIFCH.3 can be used. If using a direct comparator input, SIFCI.0 to SIFCI.3 can be used. It is important to remember that, when selecting the appropriate input, the ports alternate function must be enabled and port direction must be defined as input. The primary configuration concerns relate to the operation configuration for the SIFCH.x channel input configuration for LC excitation or resistive-sensor sample/hold circuits, or for the SIFCI.x direct comparator input. The differences in configuration are maintained in SIFCTL2. If the direct comparator inputs SIFCI.x are used, then SIFCAX = 1. If the LC excitation or resistive-sensor sample/hold circuits on SIFCH.x are used, then SIFCAX = 0. Settings for the LC excitation, resistive-sensor sample/hold circuits, and direct comparator inputs are shown in Table 1. Table 1. Excitation, Sample/Hold, and Direct Comparator Input Configurations Name Value SIFCTL2 Description SIFCAX = 0 SIFCH.x channel inputs applied LC excitation sensors SIFSH = 0 Excitation circuitry enabled SIFVCC2 = 1 Vmid generator for LC sensor active Resistive SIFCAX = 0 SIFCH.x channel inputs applied sample-and-hold SIFSH = 1 Sample/hold circuitry active sensors SIFVCC2 = 0 Vmid generator for inactive (not necessary for sample/hold) SIFCAX = 1 Direct comparator inputs SIFSH = 0 SIFVCC2 = 0 SIFCI.x or SIFCI inputs are applied directly to the comparator, as controlled by SIFCISEL, SIFCACI3, and SIFCHx. 2.3 Scan Interface Scan Frequency Whenever using the scan interface, the scan frequency must be defined. This frequency is always derived from the ACLK clock frequency and is controlled by two divider stages in the scan interface module, SIFDIV3Ax and SIFDIV3Bx within SIFCTL4. For initial calibration, the scan frequency setting can be increased to result in faster completion. For recalibration, it is recommended to maintain the normal scan frequency with the test cycle. It is possible to recalibrate without using the test cycle insertion, but it is not recommended, as adjustment to the SIFDACx thresholds are required during the active state of the recalibration. This requires that the SIFCNT operation be deactivated during the recalibration. 2.4 Timing State-Machine Configuration With any operation of the scan interface, the timing state machine must be generated. When defining the timing state machine operation, the sensor type, DAC, and comparator settling time (typically 2.5 µs by design), and the sample capture time must all be considered. If using an LC sensor, the LC sensor s excitation requirement, damping response, and sample time are most important. With the generation of the excitation pulse for the LC sensor, it is important to minimize the excitation period to achieve a peak amplitude that just clips the supply voltage. A longer excitation period defined by SIFEX (located in the SIFTSMx control register) has no additional benefit, as a clamping diode limits the energy output to the inductor. Following the excitation pulse, the LC oscillation decay period must be specified. In most cases, for a single LC sensor, this corresponds most effectively to 31 µs 2 MSP430FW42x Scan Interface SIFDACR Calibration SLAA321 August 2006

Test Cycle Insertion (TCI) Scan Interface or 62 µs from excitation until the sample measurement. These times have been identified for most LC sensors to produce the largest delta between a damped and undamped condition. Finally, the sample capture time, SIFRSON (located in SIFTSMx control register), must be defined. Since damping material has a direct impact to the LC oscillation frequency, it is important to sample over two or three periods of oscillation. Following the excitation, decay, and sample of the first LC sensor, the same timing procedure must be applied for each additional sensor. Unlike the procedure with LC sensors, when using the sampling/hold circuitry with resistive sensors, all sensors are measured at the same time. In this case, the SIFEX (located in SIFTSMx control register) defines the time when the resistive sensor is applied to an internal sampling capacitor. Upon completion of the sample, each channel can be applied as input to the comparator and compared to an appropriate SIFDACRx threshold. Since there are not any decay requirements, the operation can occur very quickly. Finally, when using the direct comparator inputs, no SIFEX (located in SIFTSMx control register) pulse is required. The signal under observation is applied directly to the input of the comparator. In this case, only the measurement sample and channel switching times are relevant. 3 Test Cycle Insertion (TCI) Scan Interface As indicated in Section 1, TCI utilizes additional control logic within the scan interface module to insert a test cycle into the scan period where a normal channel scan operation occurs. However, before proceeding into the details of the insertion methodology, first identify the operation conditions that call for this method of calibration. Only after identifying these criteria, proceed into the configuration, activation, and interpretation phases of the TCI operation. After identifying these conditions, the following sections discuss the advantages and disadvantages of this method for SIFDACRx calibration. 3.1 TCI Criteria When considering using the TCI calibration methodology, three primary factors must be considered. The first criterion for the TCI is the dynamic range of the signal that is to be measured by the comparator. If this range is very large, then this method may not be the most efficient method to use. In fact, it is possible that no calibration requirement may be needed at all. The next criterion is the type of interface selection: GMR sensor, LC sensor, or normal comparator input. In most cases, with bridge sensor structure such as GMR, this is the only method possible. With LC sensors, if high accuracy is needed, this method may not be the ideal method. However, if drift adjustment is needed, this method can be applied in a very effective manner. With the normal comparator input, the tested signal behavior determines if this method is possible. The last main criterion is signal drift. If the signal on the channel or comparator input selected is likely to be highly impacted by temperature or voltage, the need for recalibration may be desirable. In many cases, the TCI method is ideal for this operation. 3.2 TCI Advantages and Disadvantages As with all calibration methods, the TCI has advantages and disadvantages. When considering using TCI, it is important to take these into consideration, as system operation and resources are impacted. The primary benefit of TCI is that it is completely integrated into the scan interface module. This means that the power consumption of the operation is confined to just the scan interface module for the measurement acquisition. Additional CPU processing is required to interpret the measurement acquisition; however, this is also the case for all other calibration methods. Additionally, with TCI, the insertion of the test cycle occurs within the normal cycle period. This is important, because it allows for easy integration of calibration to occur without impacting the normal measurement cycle. As seen in Figure 1, when setting SIFTESTD (located in SIFCTL1 control register) within the next normal cycle, a test cycle is also inserted. Interrupt generation possibilities exist for the test cycle, just as they exist for the normal cycle. SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration 3

Test Cycle Insertion (TCI) Scan Interface www.ti.com Furthermore, when using TCI, both measurement acquisition data and normal capture data is always valid. Integrated into the scan interface, along with the four normal capture registers (SIF0OUT, SIF1OUT, SIF2OUT, and SIF3OUT located in SIFCTL3), are two test capture registers (SIFTCH0OUT and SIFTCH1OUT located in SIFCTL2). These two test capture registers are updated only at the end of the test cycle and can be processed as needed. The main disadvantage of using TCI is the speed of the calibration method. Because the test measurement acquisition is a sampled state, additional processing steps may be necessary to achieve the desired resolution result. This can be partly compensated by increasing the scan frequency, thus speeding up the TCI occurrence. 3.3 TCI Configuration After confirming that the TCI method meets the calibration needs, first configure the scan interface module for handling this calibration operation. The primary control signal for the test-cycle insertion is SIFTESTD located in SIFCTL1. Upon setting this bit, a synchronized condition occurs that inserts a test cycle in the same period as a normal cycle. Figure 1. TCI Synchronization 3.4 TCI System Implementation System implementation (see associated code files) uses two LC sensors interfaced to the scan interface excitation circuitry SIFCH.0 and SIFCH.1. When the TCI is applied by setting the SIFTESTD bit in SIFCTL1, the test cycle is inserted into a period along with a normal cycle. It is important that the normal cycle also occurs at the normal scanning interval. This ensures continuous resolution scanning for the normal cycle state captures. Figure 2 illustrates the system configuration used within this TCI example. 4 MSP430FW42x Scan Interface SIFDACR Calibration SLAA321 August 2006

Test Cycle Insertion (TCI) Scan Interface Figure 2. TCI System Configuration Example Control for the TCI is maintained with the SIFTESTD bit in the SIFCTL1 register. Channel 1 in Figure 3 displays the SIFTESTD bit to the SIFIFG1 and SIFIFG2. Following the setting of SIFTESTD, the next scan cycle first consists of a normal cycle, then a test cycle. It is only at the completion of this test cycle that the SIFTCH0OUT and SIFTCH1OUT capture states are stored. SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration 5

Direct Comparator Measurement (DCM) Scan Interface Figure 3. TCI LC Sensor Example 4 Direct Comparator Measurement (DCM) Scan Interface Unlike TCI, an additional module is used when using the DCM. This module is Timer1_A. Specifically the Timer1_A capture/compare channels 2, 3, and 4 are used. With the DCM method, three signals are output from the scan interface to the Timer1_A capture/compare inputs. For additional details, see the scan interface module section internal signal connections to TimerA1_5 in the MSP430x4xx Family User s Guide (SLAU056). 4.1 DCM Criteria The DCM methodology is intended to provide an alternate method for performing channel calibration. With DCM, it is possible to directly observe the comparator output for up to two selected channels. This is primarily optimized for LC sensor operation to detect oscillation peak occurrences above a specified SIFDACRx reference level. As with TCI, DCM is also affected by the type of interface selection: GMR sensor, LC sensor, or normal comparator input. In most cases with a bridge sensor structure like GMR, this method is neither possible nor practical. With LC sensors, if achieving high accuracy is needed, this method is perhaps more ideal. As with TCI, if signal drift adjustment is needed, this method can also be applied in an effective manner. When using the normal comparator input, the sensor input signal type (static or dynamic) determines if this method is possible. The last main criterion is signal drift. If the signal on the channel or comparator input selected is likely to be highly impacted by temperature or voltage, the need for recalibration may be desirable. In many cases, the DCM is possible, but perhaps the TCI method is more ideal for this operation as it utilizes measurement acquisition registers dedicated for calibration. Performing DCM occurs using the normal capture register SIFDACRx thresholds. Adjustment here could impact the normal measurement operation. 6 MSP430FW42x Scan Interface SIFDACR Calibration SLAA321 August 2006

4.2 DCM Advantages and Disadvantages 4.3 DCM Configuration Direct Comparator Measurement (DCM) Scan Interface As with TCI, DCM has advantages and disadvantages. When considering using DCM, it is important to take these into consideration, as system operation and resources will be impacted. The primary benefit of DCM is the ability to directly observe the scan interfaces comparator output. This allows flexibility in determining resolution adjustments that are to be made to the reference SIFDACRx threshold levels. The next benefit is that with SIFDACRx, it is possible to calibrate more than two channels simultaneously. However, when performing such an operation, timing is critical and CPU intensive. Finally, when using DCM, measurements are performed, along with the normal cycle execution. As observed with TCI, one full normal cycle is always inserted after the second normal cycle. The primary disadvantage with DCM is that the Timer1_A module is required. This means additional system resources and CPU processing is required. When using the Timer1_A, it requires an active reference clock. This also consumes additional power and, in many cases, also requires calibration. There are some special features built into the scan interface and Timer1_A that can eliminate/reduce these additional requirements. These are discussed in the following sections. After identifying that the DCM method meets the calibration needs, first configure the scan interface module for handling this calibration operation. The control signal outputs SIFO0, SIFO1, and SIFO2 (shown in Figure 4 and described in Table 2) are applied to the Timer1_A capture/compare inputs 2, 3, and 4. These control signals are SIFCS (located in SIFCTL3) and SIFTESTS1 (located in SIFTSMx). Figure 4. Timer1_A Output Stage from Scan Interface SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration 7

Direct Comparator Measurement (DCM) Scan Interface Table 2. DCM Register Configuration Name Value SIFCTL2 Description SIFCS = 1, SIFEX is applied to SIFO0. Comparator output SIFTESTS1 = 0 Scan interface comparator is applied to SIFO1. configuration SIFCS = 1, SIFEX is applied to SIFO0. SIFTESTS1 = 1 Scan interface comparator is applied to SIFO2. Measurement acquisition states SIFCS = 0 SIFO0 = 0 SIFS1 = 00 SIFO1 = SIF0OUT, SIF1OUT, SIF2OUT, or SIF3OUT SIFS2 = 01 SIFO2 = SIF0OUT, SIF1OUT, SIF2OUT, or SIF3OUT 4.4 DCM System Implementation Just like the TCI, the DCM system implementation uses two LC sensors interfaced to the scan interface excitation circuitry SIFCH.0 and SIFCH.1 (see Figure 2). Unlike TCI, DCM uses the Timer1_A for measuring comparator activity. Therefore, in addition to configuration in the scan interface module, also configure the Timer1_A. However, before proceeding, it is necessary to understand the interface between the scan interface and Timer1_A. This was briefly described in Section 4.3, but is addressed in greater detail here. The SIFO0, SIFO1, and SIFO2 signals are applied to the CCIxB inputs to the Timer1_A module. CCI2B is derived from SIFO0, CCI3B is derived from SIFO1, and CCI4B is derived from SIFO2. In addition, operation of the Timer1_A is based upon a reference clock. This reference clock defines the resolution interval used by the Timer1_A counter. Because ACLK does not provide enough resolution when operating with a 32.768-kHz crystal, use TACLK or SMCLK. The selection of the Timer1_A clock source is controlled by the TASSELx bits in control register TA1CTL. From here on, configuration of the Timer1_A directly follows the configuration described in the MSP430x4xx Family User s Guide (SLAU056). 4.5 DCM Calibration Calculation Now that the interface between the scan interface module and the Timer1_A is understood, this section focuses on the DCM calibration methodology. Figure 5 shows the normal operation sequence that appears when observing the two LC sensor configurations of the scan interface module. 8 MSP430FW42x Scan Interface SIFDACR Calibration SLAA321 August 2006

Direct Comparator Measurement (DCM) Scan Interface SMCLK T ACLK T ACLK ACLK SIFOSC clock SIFEX(tsm) T ACLK TA1CCR2 T1 T ACLK TA1CCR2 T2 SIFDAC(tsm),SIFCA(tsm) SIFRSON(tsm) T A T B T C Comparator Output TA1CCR3 T1 TA1CCR4 T1 SIFTESTS1(tsm) CH0 COMP TIME CH1 COMP TIME SIFCH(tsm) SIFCH=00 SIFCH=01 SIFCH=10 SIFSTOP(tsm) Figure 5. DCM Operation Example There are two methods to use when using the SIFO signals with the Timer1_A for calibration. The first method is to use SMCLK for the clocking source for the Timer1_A. With this configuration, activation and deactivation of the SMCLK source must be maintained to minimize additional power consumption. In addition, if the internal DCO is used for SMCLK, calibration of this clock source is necessary to accurately measure comparator active states. Knowing this, focus on another method of operation. This is using the Timer1_A TACLK clock source external to the device. However, the method requires no additional components, because the clock source that is used is generated by the scan interface. When using the SIFOSC generator for the scan interface high-frequency state machine resolution, it is possible to directly identify count intervals relative to the normal measurement capture, SIFRSON (located in SIFTSMx control register). This is implemented by enabling the alternate function SIFCLKG output on P2.7 (device pin 30) and externally connecting this to the alternate function TA1CLK input on P2.5 (device pin 32). Doing this makes a stable reference clock to the SIFRSON (bit located in SIFTSMx control register) generation, which is ideal for calibration. Furthermore, for the measurements, the count location, rather than the time interval, is critical. The following equations show the calculation required for determination of the channel comparator active times. Again, note that if SMCLK is used for Timer1_A source, calibration of SMCLK necessary for accurate measurement of channel comparator pulse active time. T SMCLK = 1 / (32768 Hz (TA1CCR2 T2 TA1CCR2 T1 )) CH0 COMP ACTIVE TIME (from SIFEX(tsm) = T SMCLK (TA1CCR3 T1 TA1CCR2 T1 ) CH1 COMP ACTIVE TIME (from SIFEX(tsm) = T SMCLK (TA1CCR4 T1 TA1CCR2 T2 ) SLAA321 August 2006 MSP430FW42x Scan Interface SIFDACR Calibration 9

References These equations require considerable additional calculation. Instead, if using the SIFCLKG TA1CLK input, these calculations can be eliminated, and sensor state determination can be performed, based on where the last captured comparator pulse has occurred. Because the SIFCLKG clock pulses are fixed for the scan measurement cycle, identification of when an LC sensor is 100% damped, compared to 100% undamped, is based purely upon the values contained in TA1CCR3 T1 and TA1CCR4 T1. 5 References 1. MSP430x4xx User s Guide (literature number SLAU056) 2. MSP430FW42x data sheet (literature number SLAS383) 3. Rotation Detection with the MSP430 Scan IF (literature number SLAA222) 4. MSP430FW42x Scan Interface SIFCLK Adjustment (literature number SLAA288) 10 MSP430FW42x Scan Interface SIFDACR Calibration SLAA321 August 2006

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Low Power Wireless www.ti.com/lpw Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2006, Texas Instruments Incorporated