Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction

Similar documents
Digital Integrated Circuits EECS 312

VLSI Design Digital Systems and VLSI

Digital Integrated Circuits EECS 312. Review. Remember the ENIAC? IC ENIAC. Trend for one company. First microprocessor

EEC 116 Fall 2011 Lab #5: Pipelined 32b Adder

EL302 DIGITAL INTEGRATED CIRCUITS LAB #3 CMOS EDGE TRIGGERED D FLIP-FLOP. Due İLKER KALYONCU, 10043

IC TECHNOLOGY Lecture 2.

LFSR Counter Implementation in CMOS VLSI

nmos transistor Basics of VLSI Design and Test Solution: CMOS pmos transistor CMOS Inverter First-Order DC Analysis CMOS Inverter: Transient Response

EECS150 - Digital Design Lecture 2 - CMOS

Lecture 1: Circuits & Layout

Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego

24. Scaling, Economics, SOI Technology

Digital Integrated Circuits A Design Perspective Solution

Lecture 1: Intro to CMOS Circuits

EEC 118 Lecture #9: Sequential Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

ELEN Electronique numérique

Adding Analog and Mixed Signal Concerns to a Digital VLSI Course

11. Sequential Elements

Report on 4-bit Counter design Report- 1, 2. Report on D- Flipflop. Course project for ECE533

CS/EE 6710 Digital VLSI Design CAD Assignment #3 Due Thursday September 21 st, 5:00pm

Topics. Microelectronics Revolution. Digital Circuits Part 1 Logic Gates. Introductory Medical Device Prototyping

Modifying the Scan Chains in Sequential Circuit to Reduce Leakage Current

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Digital Integrated Circuits EECS 312. People. Exams. Purpose of Course and Course Objectives I. Grading philosophy. Grading and written feedback

ECE321 Electronics I

55:131 Introduction to VLSI Design Project #1 -- Fall 2009 Counter built from NAND gates, timing Due Date: Friday October 9, 2009.

DIFFERENTIAL CONDITIONAL CAPTURING FLIP-FLOP TECHNIQUE USED FOR LOW POWER CONSUMPTION IN CLOCKING SCHEME

Leakage Current Reduction in Sequential Circuits by Modifying the Scan Chains

Laboratory 1 - Introduction to Digital Electronics and Lab Equipment (Logic Analyzers, Digital Oscilloscope, and FPGA-based Labkit)

L12: Reconfigurable Logic Architectures

Electrical & Computer Engineering ECE 491. Introduction to VLSI. Report 1

[2 credit course- 3 hours per week]

Computer Architecture and Organization

Design of a Low Power Four-Bit Binary Counter Using Enhancement Type Mosfet

DIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute

L11/12: Reconfigurable Logic Architectures

Digital Circuits. Innovation Fellows Program

Microprocessor Design

CMOS DESIGN OF FLIP-FLOP ON 120nm

12-bit Wallace Tree Multiplier CMPEN 411 Final Report Matthew Poremba 5/1/2009

VeriLab. An introductory lab for using Verilog in digital design (first draft) VeriLab

A NOVEL DESIGN OF COUNTER USING TSPC D FLIP-FLOP FOR HIGH PERFORMANCE AND LOW POWER VLSI DESIGN APPLICATIONS USING 45NM CMOS TECHNOLOGY

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Chapter 4. Logic Design

Digital Integrated Circuits EECS 312

Design and Simulation of a Digital CMOS Synchronous 4-bit Up-Counter with Set and Reset

Memory elements. Topics. Memory element terminology. Variations in memory elements. Clock terminology. Memory element parameters. clock.

VLSI Design: 3) Explain the various MOSFET Capacitances & their significance. 4) Draw a CMOS Inverter. Explain its transfer characteristics

DESIGN OF LOW POWER TEST PATTERN GENERATOR

COE328 Course Outline. Fall 2007

Objectives. Combinational logics Sequential logics Finite state machine Arithmetic circuits Datapath

A Modified Static Contention Free Single Phase Clocked Flip-flop Design for Low Power Applications

Sharif University of Technology. SoC: Introduction

An FPGA Implementation of Shift Register Using Pulsed Latches

WINTER 15 EXAMINATION Model Answer

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 3 Logistics

CSE115: Digital Design Lecture 23: Latches & Flip-Flops

3D-CHIP TECHNOLOGY AND APPLICATIONS OF MINIATURIZATION

Digital Circuits Part 1 Logic Gates

Area Efficient Level Sensitive Flip-Flops A Performance Comparison

ELE2120 Digital Circuits and Systems. Tutorial Note 7

Modified Ultra-Low Power NAND Based Multiplexer and Flip-Flop

SA4NCCP 4-BIT FULL SERIAL ADDER

VLSI Digital Signal Processing

Design of Low Power D-Flip Flop Using True Single Phase Clock (TSPC)

Basic Electronics Prof. Mahesh Patil Department of Electrical Engineering Indian Institute of Technology, Bombay

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Combining Dual-Supply, Dual-Threshold and Transistor Sizing for Power Reduction

EXPERIMENT #6 DIGITAL BASICS

IC Layout Design of Decoders Using DSCH and Microwind Shaik Fazia Kausar MTech, Dr.K.V.Subba Reddy Institute of Technology.

1. Convert the decimal number to binary, octal, and hexadecimal.

DIGITAL CIRCUIT COMBINATORIAL LOGIC

Abstract 1. INTRODUCTION. Cheekati Sirisha, IJECS Volume 05 Issue 10 Oct., 2016 Page No Page 18532

Flip-Flops A) Synchronization: Clocks and Latches B) Two Stage Latch C) Memory Requires Feedback D) Simple Flip-Flop Gate

Combinational vs Sequential

Chapter Contents. Appendix A: Digital Logic. Some Definitions

Principles of Computer Architecture. Appendix A: Digital Logic

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

High Performance Carry Chains for FPGAs

Low-Power and Area-Efficient Shift Register Using Pulsed Latches

Sequential Logic. Introduction to Computer Yung-Yu Chuang

Sequencing. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall,

Texas Instruments TNETE2201 Ethernet Transceiver Circuit Analysis

Review C program: foo.c Compiler Assembly program: foo.s Assembler Object(mach lang module): foo.o. Lecture #14

CS61C : Machine Structures

Design and Implementation of FPGA Configuration Logic Block Using Asynchronous Static NCL

Logic Design II (17.342) Spring Lecture Outline

Comparative study on low-power high-performance standard-cell flip-flops

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:

Design and Evaluation of a Low-Power UART-Protocol Deserializer

ELEC 4609 IC DESIGN TERM PROJECT: DYNAMIC PRSG v1.2

Design and analysis of RCA in Subthreshold Logic Circuits Using AFE

ECE 555 DESIGN PROJECT Introduction and Phase 1

Solution to Digital Logic )What is the magnitude comparator? Design a logic circuit for 4 bit magnitude comparator and explain it,

Administrative issues. Sequential logic

UNIT III COMBINATIONAL AND SEQUENTIAL CIRCUIT DESIGN

IE1204 Digital Design L1 : Course Overview. Introduction to Digital Technology. Binary Numbers

(Refer Slide Time: 2:03)

Bell. Program of Study. Accelerated Digital Electronics. Dave Bell TJHSST

EECS150 - Digital Design Lecture 17 - Circuit Timing. Performance, Cost, Power

Transcription:

1 Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 1: Introduction Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg

2 Course Overview Lecturer Teaching Assistant Course Team E-mail: eman.azab@guc.edu.eg Office: C3.315 Office hours: Via E-mail Eng.: Nourane Gamal E-mail: nourane.gamal@guc.edu.eg Office:C3.305 Office hours: Via E-mail Teaching Method One Lecture per Week (Wednesday 1 st Slot) One Tutorial per Week (Tuesday 1 st /2 nd ) Location H9 Check Your Schedule Evaluation Method Percentage % Assignments 10 Quizzes 15 Mid-Term 30 Final 45

3 Course Guidelines Please follow GUC regulations for attendance Course Prerequisites: Semiconductors Electronic Circuits Electric Circuits I and II Digital System Design Course Objectives: Design and analyze digital circuits on transistor level Define different design alternatives in studying Dynamic Logic Circuits to build high performance digital integrated circuits Discuss different types of digital memories

4 Tentative Course Schedule Lecture # Topic Description 1 Introduction to Integrated Circuit Design 2 Resistive Load MOS Inverters 3 CMOS Inverter: Static Behavior 4 CMOS Inverter: Dynamic Behavior 5 6 CMOS Inverter: Power Consumption Calculations Design of Combinational Logic Gates in CMOS Technology Background on Electronic Circuits Industry and Motivation Transistor Level Implementation of Inverters (Resistors) Transistor Level Implementation of Inverters (CMOS) DC Analysis Transistor Level Implementation of Inverters (CMOS): Propagation Delay Static and Dynamic Power Consumption Calculations Synthesis of NOR, NAND and XOR Gates (Transistor Level) 7 Design of Sequential Logic Circuits Latches, Flip-flops and Registers 8 Timing Issues in Digital Circuits Timing Classifications of Digital Systems 9 Arithmetic Building Blocks Adder, Multiplier and Shifter 10 &11 Design of Memory and Array Structures Transistor level implementation 12 Interconnection in Electronic Circuits

5 Course Grading Rules Grading scheme is based on GUC Regulations Copies will be graded as ZERO This is applicable for Assignments and quizzes Stick to the office hours for questions Send an e-mail for urgent questions Attend the lectures and take notes! All the Course material will be available on the website

6 References 1. Digital Integrated Circuits: A Design Prespective Rabaey, Chanderakasan and Nikolic 2. CMOS Digital Integrated Circuits, Kang and Leblebici

7 IC Design History and Present Overview

8 IC History First Transistor was introduced in1947 at Bell Labs, Point Contact Transistor First BJT in 1949 by Schockley BJT based logic gate made by discrete components was introduced in 1956 by Harris Integrated Circuit concept was introduced through Texas Instruments by Jack Kilby (Nobel Prize Winner)

9 IC History First functioning Silicon planar IC chip (All components on a single Silicon crystal) was made by R. Noyce of Fairchild Camera in 1961 It was a flip-flop circuit containing Six devices

10 IC History MOS transistor principle was introduced in 1925 by J. Lilienfeld In 1959, Dawon Kahng and Martin M. Atalla at Bell labs invented the MOS In 1963 C. T. Sah and Frank Wanlass of the Fairchild R & D Laboratory showed that logic circuits combining p- channel and n-channel MOS transistors in a complementary symmetry circuit configuration drew close to zero power in standby mode. Wanlass patented the idea that today is called CMOS.

11 IC Vs. Discrete Electronics Discrete Electronics Ex.: Microphone Circuit

12 IC Vs. Discrete Electronics Wireless transceiver IC (Infinoen Company) Example of IC: Wireless transceiver Block Diagram

13 IC Vs. Discrete Electronics Specification Discrete Electronics Integrated Circuits Area Large Small Functionality Dedicated to a Specific Part of the system Complete systems exist on a small Chip Configurability Easy Complex Price Cheap Expensive Application Small Production Mass Production (Cost decreases!) Power High low Design parameter Discrete elements Transistor sizing or external biasing voltage/current

14 IC History: Moore s Law The observation made in 1965 by Gordon Moore, cofounder of Intel, that the number of transistors per square inch on integrated circuits had doubled every year since the integrated circuit was invented.

15 IC Present Day Corei7 processor is of a size slightly greater than a coin Operates with a clock frequency 3.4GHz Minimum channel length of transistor (2*32nm) Power: 130W with maximum supply of 1.4V No. of transistors on Chip: 1,400,000,000

16 IC Present Day How can the design engineers integrate such a large number of transistors on one chip (Design level for Digital electronics)? Using Divide and conquer Abstraction can be done on Digital Circuits successfully Designer focus on optimizing a standard cell and reuse it (CAD Tools are used) IC Design Course focus on the three intermediate steps Device (Transistor) Circuit (inverter) Gate Module (Ex.: adder) System

17 IC Present Day How can the design engineers integrate such a large number of transistors on one chip (Design level) when dealing with analog Circuits? Abstraction can not be done in Analog world (Transistor sizing changes everything in the circuit) Microelectronics Course will focus on the analog design part Device (Transistor) Circuit (Level) System

18 IC Design Flow Integrated Circuit Design Flow chart: Our course main objective is to study how to design basic digital circuits used in ICs Examples: inverters, Gates, Flipflops Circuit design is done in our course on Transistor level Integrated circuit Course and VLSI course are dedicated to Digital electronics and physical design of the circuits At the end of the course, the student can design complete Digital IC can be realized on the circuit level with layout Fundamentals

19 IC Design Flow What happens when a new Technology is launched to the market? First Step: Fabrication (FAB) companies (Ex. TSMC) provides a new technology where the MOS Channel length can be decreased Smaller transistor means more devices can be integrated on one chip MOS can operate at lower voltage supplies (gate oxide thickness is decreased as well) Now we reached 28nm (minimum channel length is twice this no.), they call it λ Second Step: the FAB provide the circuit level designers with a model for the transistor Process parameters (Threshold voltage calculations, transconductance gain, parasitic capacitances, etc.)

20 IC Design Flow What happens when a new Technology is launched to the market? (Cont.) Third Step: Circuit level designer tries to build a basic circuit with the new tech. and creates a model for it Designers push the new tech. to the limits to get the best performance possible (less area, power and high speed) The basic circuit could be an inverter, gate or module depending on the target End product Fourth Step: layout engineers start to make the physical circuit corresponding to the basic circuit designed in previous step They draw the places of the drains, sources and gates of the transistor Also they plan the contacts and connections between the transistors in the circuit This is done using different layers of materials (Semi. Tech. Course!)

21 IC Design Flow What happens when a new Technology is launched to the market? (Cont.) Fifth Step: Layout Engineers must follow the FAB Design rules (DRC) The Design rules determine the minimum length the FAB can control on the wafer They also define the spaces between same layers and interconnection layers What is the separating distance between two transistors sources or gates? What is the separating distance between two layers (gate and drain of same transistor) Sixth Step: Layout Engineers check their layout versus the circuit design (LVS) Final Step: Fabrication and Testing (Measurements)

22 Digital Circuits Design Performance Metrics

23 Digital Circuit Design Concerns Digital Electronic circuits must fulfill the following requirements: Cost (The less the better) Area (The less the better) Functionality (Circuit is operating correctly) Robustness (What is the effect of Process Variations during fabrication on the circuit) Performance (How fast the circuit will work?) Power and Energy Consumption (The less the better) In our course we will focus on how to calculate these performance metrics for Digital circuits!