100GBASE-KP4 Link Training Summary

Similar documents
EEE ALERT signal for 100GBASE-KP4

De-correlating 100GBASE-KR4/CR4 training sequences between lanes

Backplane NRZ FEC Baseline Proposal

Thoughts about adaptive transmitter FFE for 802.3ck Chip-to-Module. Adee Ran, Intel Phil Sun, Credo Adam Healey, Broadcom

802.3bj FEC Overview and Status IEEE P802.3bm

40/100 GbE PCS/PMA Testing

FEC Options. IEEE P802.3bj January 2011 Newport Beach

802.3bj FEC Overview and Status. PCS, FEC and PMA Sublayer Baseline Proposal DRAFT. IEEE P802.3ck

50GbE and NG 100GbE Logic Baseline Proposal

802.3bj Scrambling Options

Proposal for 10Gb/s single-lane PHY using PAM-4 signaling

Draft Baseline Proposal for CDAUI-8 Chipto-Module (C2M) Electrical Interface (NRZ)

IEEE P802.3bj Task Force interim meeting convened at 8:39 am, Tuesday, November 13, 2012, by John D Ambrosia, IEEE P802.3bj Chair.

10GBASE-KR Start-Up Protocol

50 Gb/s per lane MMF baseline proposals. P802.3cd, Whistler, BC 21 st May 2016 Jonathan King, Finisar Jonathan Ingham, FIT

Summary of NRZ CDAUI proposals

In support of 3.5 db Extinction Ratio for 200GBASE-DR4 and 400GBASE-DR4

LPI SIGNALING ACROSS CLAUSE 108 RS-FEC

Investigation on Technical Feasibility of Stronger RS FEC for 400GbE

Programmable Pattern Generator For 10GBASE-R/W. Jonathan Thatcher. World Wide Packets

Baseline proposal update

PAM8 Baseline Proposal

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet Initial Working Group ballot comments

802.3bj FEC Overview and Status. 400GbE PCS Baseline Proposal DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force

100GBASE-SR4 Extinction Ratio Requirement. John Petrilla: Avago Technologies September 2013

Detailed. EEE in 100G. Healey, Velu Pillai, Matt Brown, Wael Diab. IEEE P802.3bj March, 2012

Improved extinction ratio specifications. Piers Dawe Mellanox

Open electrical issues. Piers Dawe Mellanox

SECQ Test Method and Calibration Improvements

Draft 100G SR4 TxVEC - TDP Update. John Petrilla: Avago Technologies February 2014

100G BASE-KP4 Interference tolerance ad hoc January 22 Mike Dudek Qlogic Charles Moore Avago

10GBASE-LRM Interoperability & Technical Feasibility Report

Systematic Tx Eye Mask Definition. John Petrilla, Avago Technologies March 2009

Comparison of NRZ, PR-2, and PR-4 signaling. Qasim Chaudry Adam Healey Greg Sheets

Duobinary Transmission over ATCA Backplanes

Impact of Clock Content on the CDR with Propose Resolution

100G CWDM Link Model for DM DFB Lasers. John Petrilla: Avago Technologies May 2013

100Gb/s Single-lane SERDES Discussion. Phil Sun, Credo Semiconductor IEEE New Ethernet Applications Ad Hoc May 24, 2017

IEEE P802.3cd Ad Hoc meeting October 26, 2016

Further Investigation of Bit Multiplexing in 400GbE PMA

Update on FEC Proposal for 10GbE Backplane Ethernet. Andrey Belegolovy Andrey Ovchinnikov Ilango. Ganga Fulvio Spagna Luke Chang

Brian Holden Kandou Bus, S.A. IEEE GE Study Group September 2, 2013 York, United Kingdom

P802.3av interim, Shanghai, PRC

40G SWDM4 MSA Technical Specifications Optical Specifications

Training & EEE Baseline Proposal

40G SWDM4 MSA Technical Specifications Optical Specifications

FEC IN 32GFC AND 128GFC. Scott Kipp, Anil Mehta June v0

100G SR4 Link Model Update & TDP. John Petrilla: Avago Technologies January 2013

10GBASE-R Test Patterns

Further Clarification of FEC Performance over PAM4 links with Bit-multiplexing

M809256PA OIF-CEI CEI-56G Pre-Compliance Receiver Test Application

100GBASE-DR2: A Baseline Proposal for the 100G 500m Two Lane Objective. Brian Welch (Luxtera)

System Evolution with 100G Serial IO

200GBASE-DR4: A Baseline Proposal for the 200G 500m Objective. Brian Welch (Luxtera)

10 Mb/s Single Twisted Pair Ethernet Proposed PCS Layer for Long Reach PHY Dirk Ziegelmeier Steffen Graber Pepperl+Fuchs

40GBASE-ER4 optical budget

FEC Architectural Considerations

D1.2 Comments Discussion Document. Chris DiMinico MC Communications/ LEONI Cables & Systems

Exercise 1-2. Digital Trunk Interface EXERCISE OBJECTIVE

C65SPACE-HSSL Gbps multi-rate, multi-lane, SerDes macro IP. Description. Features

64G Fibre Channel strawman update. 6 th Dec 2016, rv1 Jonathan King, Finisar

Toward Convergence of FEC Interleaving Schemes for 400GE

Transmission scheme for GEPOF

F M1SDI 1 Ch Tx & Rx. HD SDI Fiber Optic Link with RS 485. User Manual

32 G/64 Gbaud Multi Channel PAM4 BERT

Analysis on Feasibility to Support a 40km Objective in 50/200/400GbE. Xinyuan Wang, Yu Xu Huawei Technologies

Proposal for 400GE Optical PMD for 2km SMF Objective based on 4 x 100G PAM4

BRR Tektronix BroadR-Reach Compliance Solution for Automotive Ethernet. Anshuman Bhat Product Manager

Optical transmission feasibility for 400GbE extended reach PMD. Yoshiaki Sone NTT IEEE802.3 Industry Connections NG-ECDC Ad hoc, Whistler, May 2016

Ali Ghiasi. Nov 8, 2011 IEEE GNGOPTX Study Group Atlanta

IEEE P802.3cd Ad Hoc meeting January 17, 2018

Refining TDECQ. Piers Dawe Mellanox

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Combating Closed Eyes Design & Measurement of Pre-Emphasis and Equalization for Lossy Channels

Datasheet SHF A

IEEE P802.3bm D Gb/s and 100 Gb/s Fiber Optic Task Force 2nd Task Force review comments

SMF Ad Hoc report. Pete Anslow, Ciena, SMF Ad Hoc Chair. IEEE P802.3bm, Geneva, September 2012

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 2nd Working Group recirculation ballot comments

Measurements and Simulation Results in Support of IEEE 802.3bj Objective

CAUI-4 Chip to Chip and Chip to Module Applications

PAM-2 on a 1 Meter Backplane Channel

CAUI-4 Application Requirements

Problems of high DFE coefficients

INTERNATIONAL TELECOMMUNICATION UNION

Unapproved Minutes IEEE P802.3AP - Backplane Ethernet November 16-18, 2004 San Antonio, Tx

Switching Solutions for Multi-Channel High Speed Serial Port Testing

100GBASE-FR2, -LR2 Baseline Proposal

BER MEASUREMENT IN THE NOISY CHANNEL

Error performance objective for 400GbE

10GE WAN PHY: Physical Medium Attachment (PMA)

500 m SMF Objective Baseline Proposal

Maps of OMA, TDP and mean power. Piers Dawe Mellanox Technologies

CAUI-4 Chip to Chip Simulations

EC 6501 DIGITAL COMMUNICATION

On Figure of Merit in PAM4 Optical Transmitter Evaluation, Particularly TDECQ

An Approach To 25GbE SMF 10km Specification IEEE Plenary (Macau) Kohichi Tamura

INSTRUCTION MANUAL FOR MODEL IOC534 LOW LATENCY FIBER OPTIC TRANSMIT / RECEIVE MODULE

100G MMF 20m & 100m Link Model Comparison. John Petrilla: Avago Technologies March 2013

DIGITAL ELECTRONICS MCQs

100G EDR and QSFP+ Cable Test Solutions

Transcription:

100GBASE-KP4 Link Training Summary Kent Lusted, Intel Adee Ran, Intel Matt Brown, AppliedMicro (Regarding Comment #38) 1

Purpose of this Presentation Provide a high-level summary of the KP4 training proposal Complete presentation containing technical details is too long to review in comment resolution session Additional details and supporting material is available in lusted_01_0912.pdf 2

Consensus Call Held 1 conference call was conducted to review the 100GBASE-KP4 training proposal. See lusted_01_0912_kp4_training_consensus_postcall.pdf sent to reflector 28 individual participants: Lusted, Kent C; Ran, Adee; Matt Brown; 'Mike Dudek'; 'Albert Vareljian'; Rita Horner; Jeff Slavick; Healey, Adam B (Adam); Zhongfeng Wang; Piers Dawe; Elizabeth Kochuparambil ; Bart Zeydel; Scott Irwin; Hongtao Jiang Thanks for attending, sharing thoughts and reviewing ideas! 3

100GBASE-KP4 Link Training Assumptions Based on P802.3bj Draft 1.1 and P802.3bh Draft 3.1 Maximize compatibility with existing training mechanism in Clause 72.6.10 Leverage the tight integration and interdependence of the PMA and PMD functions, specific to Clause 94. Similar to PCS/PMA dependency in 10GBASE-T link training (Clause 55) 4

5 100GBASE-KP4 Link Training Change Preface Pack the Frame Marker, Control Channel and Training Pattern into 46 UI training frame words (TFW) Each TFW corresponds to two full 46-bit terminated blocks (TB46). Simplifies design (i.e. no gearbox) Enables early data alignment during training period Enables regular data recovery and fast switching to data mode Use PAM2 for frame marker and control channel, use PAM4 signaling in the training pattern At end of training process, make it easy to lock to the correct offset in PMA frame Add parity check to both control channel fields to preserve DC balance TB46# 0:1 18:19 382:383 Training Frame 649.7 ns 384 x 46 = 17764 bits in 1 training frame 192 x 46 = 8832 PAM4 symbols in 1 training frame 1 Training Frame = 384 Termination Blocks (TB46) 1 Training Frame = 192 Training Frame Words (TFW)

Frame Marker and Control Channel Restricted the Frame Marker, Coefficient Update, and Status Report fields to level -1 for a 0 and level +1 for a 1 to enable easy receiver lock to the training pattern over poor quality and non-equalized channels. Make it full-swing, i.e. NRZ like Frames are delimited by the 46 PAM4 symbol pattern, 23 +1 symbols followed by 23-1 symbols, +1s first, as expressed in 13.59375 Gbd symbols. This pattern does not appear in the control channel or the training pattern Serves as a unique indicator of the start of a training frame. 6

Control Channel Encoding Control channel uses 9 TFWs of DME signaling Pack 4 data cells of control channel into 1 TFW Uses 40 of 46 PAM4 symbols in 1 TFW The data cell length is 10 100GBASE-KP4 PAM4 symbols. (~736ps) Approximately the same duration at 10GBASE-KR cells 7

What about the Remaining 6 UI? Define the last 6 PAM4 symbols in each of TFW #2-11 as overhead cell Transition position is 3 PAM4 symbols Set overhead cell to a DME logic 1 of 6 PAM4 symbols width Preserve the DC balance on the line 000111 or 111000, depending on previous cell value Same DME coding rules as before 8

Coef Update Field 11:7 Reserved 6 Parity Check Cell ordering not finalized 9

10 Status Report Field 20 cells 5 TFWs 10 TB46 Add new features Keep coef status and move Receiver Ready Cell ordering not finalized Cell(s) Name Description 19 Parity Check Parity calculation for Status Report Field 18:14 EEE State Current EEE state of local transmitter, if EEE is implemented. Number of training frames remaining before link training process 13:12 Training Frame Countdowtransitions to data mode Relative location of the next training frame within the PMA frame 11:7 PMA Alignment Offset 1 = The local receiver has determined that training is complete and is prepared to receive data. 0 = The local receiver is requesting that training continue. 6 Receiver ready 5:4 coefficient (+1) status 5 4 1 1 = maximum 1 0 = minimum 0 1 = updated 0 0 = not_updated 3:2 coefficient (0) status 3 2 1 1 = maximum 1 0 = minimum 0 1 = updated 0 0 = not_updated 1:0 Coefficient ( 1) status 1 0 1 1 = maximum 1 0 = minimum 0 1 = updated 0 0 = not_updated

New Parity Check Fields This is an improvement over the original clause 72 rules Guarantees DC balance of DME cells during training Coef update and status report fields always starts with +1 PAM4 symbols Increases protection against false acceptance of sensitive messages, e.g. preset, init, receiver ready Use cell 6 of the coef update field and cell 19 of status report field to encode a parity check for each respective field 11

New Status Report Cells EEE State (Cells 18:14) Current EEE state of local transmitter, if EEE is implemented Otherwise, reserved and set to 0. See brown_01_0912.pdf for more details Training frame countdown counter (Cells 13:12) Used to signal the transition from training to data mode. Start at 3, decrement toward 0 during the last 3 frames sent (2 -> 1 -> 0) 3 indicates 3 or more frames remaining When a frame is sent with this value = 0, after the last TFW of training pattern is sent, transmission immediately switches to the PMA frame 12

New Status Report Cells (2) PMA Alignment Offset -- PAO (Cells 11:6) To shift instantly to data mode after the last training frame ends, RX needs to know the relative offset of the first data block (TB46) from the 40-bit overhead within the PMA frame PAO encodes the relative location of the TB46 after the end of the training frame (mod 696) as a 5-bit integer The start of the next training frame is 24 * PAO 13

Start TB46# 0:1 PMA Alignment Offset Example TF#1 TF#2 TF#28 TF#29 TB46# 0:1 TB46# 0:1 TB46# 0:1 18:19 18:19 18:19 18:19 PAO=16 PAO=3 PAO=13 PAO=0 382:383 382:383 382:383 382:383 MOD(384, 29) / 24 = 16 MOD(2*384, 29) / 24 = 3 MOD(28*384, 29) / 24 = 13 MOD(29*384, 29) / 24 = 0 PAO advances by 16 (mod 29) between frames 14 1 Training Frame = 384 Termination Blocks (TB46)

Training Pattern Motivation Use the PMA transmit and receive functional specifications as currently defined in P802.3bj Draft 1.1 to enable the transmitter and receiver to exercise termination block, gray coding, and 1/(1+D) mod 4 precoding stages. Overhead framer does not have to be exercised, but alignment is tracked through PMA Alignment Offset (PAO) cell Generate multi-level PAM4 signaling for receiver calibration Choose a pattern that is PMA termination block friendly 15

Training Pattern Details PRBS13 is used for training pattern generation, followed by its inverse Use four unique states to create a distinct DC balanced sequence for each lane Helps with lane order identification later on. 8191 bits are generated from the LFSR (a full PRBS13 cycle) Additional 8189 bits are generated and sent inverted (a full PRBS13 cycle minus 2 bits) Last 2 bits of the inverse PRBS13 are discarded, so PRBS uses 16380/45=364 TB46 Pack each 45 bits of PRBS13 into TB46 Training frame (frame marker, control channel and training pattern) contains 384 TB46 16

Training Frame Example Overhead cells 0.5 0.4 0.3 0.2 0.1 Vout 0-0.1-0.2-0.3-0.4-0.5 0 0.5 1 1.5 2 time (sec) 2.5 3 3.5 4 x 10-8 Training Pattern Frame Marker Control Channel Training Pattern Blue = no channel Red = after IL = ~30dB @ 7GHz channel (without TXFFE equalization) Training pattern shown is incomplete. Figure is zoomed to frame marker and control channel 17 Channel used TEC_Whisper42p8in_Nelco6_THRU_C8C9 from http://www.ieee802.org/3/100gcu/public/channeldata/tec_11_0428/shanbhag_03_0411.pdf

Full Termination Block Update With the proposed change to full termination in brown_3bj_03_0912, the training frame remains basically the same: Modify where appropriate for the changed architecture PAO: The start of the next training frame is now equal to 12 * PAO now measured in TB92 instead of TB46 Update frame for 1 termination block = 1 TFW The 2 TB46 become 1 termination block (i.e. TB92) Keep the PRBS seeds for now Investigate better seeds for next draft 18

Conclusion 100GBASE-KP4 Training frame in this presentation has the following qualities: Reuses most of the existing 10GBASE-KR PMD training mechanism Encompasses the PMA and PMD architecture unique to 100GBASE-KP4 Provides PAM2 for ease of alignment and PAM4 signaling for receiver calibration Supplies DC-balanced, lane-specific seeded training pattern Offers parity check for coef update and status report fields Enables fast and efficient transition to data mode Facilitates EEE signaling, if required 19