Sequential Circuits. Building Block: Flip-Flops

Similar documents
`COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

Sequential Circuits. Introduction to Digital Logic. Course Outline. Overview. Introduction to Digital Logic. Introduction to Sequential Circuits

Chapter 6 Sequential Circuits

ECE 25 Introduction to Digital Design. Chapter 5 Sequential Circuits ( ) Part 1 Storage Elements and Sequential Circuit Analysis

Registers & Counters. Logic and Digital System Design - CS 303 Erkay Savaş Sabanci University

Chapter 3 Unit Combinational

Page 1. Some Definitions. Chapter 3: Sequential Logic. Sequential Logic. The Combinational Logic Unit. A NOR Gate with a Lumped Delay

Chapter 5 Sequential Circuits

Overview of Chapter 4

Problems with D-Latch

Chapter 5 Sequential Circuits

Review of digital electronics. Storage units Sequential circuits Counters Shifters

Chapter 5 Sequential Systems. Introduction

Engr354: Digital Logic Circuits

Registers & Counters. BME208 Logic Circuits Yalçın İŞLER

Agenda. EE 260: Introduction to Digital Design Counters and Registers. Asynchronous (Ripple) Counters. Asynchronous (Ripple) Counters

THE UNIVERSITY OF TRINIDAD & TOBAGO

ASYNCHRONOUS SEQUENTIAL CIRCUIT CONCEPTS

6. Sequential Logic Flip-Flops

Sequential Logic. E&CE 223 Digital Circuits and Systems (A. Kennings) Page 1

Sequential Logic Counters and Registers

Asynchronous (Ripple) Counters

ECE 3401 Lecture 12. Sequential Circuits (II)

COE 202: Digital Logic Design Sequential Circuits Part 1. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

EET2411 DIGITAL ELECTRONICS

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Sequential Logic Circuit

Chapter 6. Flip-Flops and Simple Flip-Flop Applications

CSE140: Components and Design Techniques for Digital Systems. More D-Flip-Flops. Tajana Simunic Rosing. Sources: TSR, Katz, Boriello & Vahid

ECE 3401 Lecture 11. Sequential Circuits

Part 4: Introduction to Sequential Logic. Basic Sequential structure. Positive-edge-triggered D flip-flop. Flip-flops classified by inputs

1. (1pts) What is the Hamming distance between these two bit patterns: and ?

CSC Computer Architecture and Organization

Spring 2017 EE 3613: Computer Organization Chapter 5: The Processor: Datapath & Control - 1

Chapter. Synchronous Sequential Circuits

Learning Outcomes. Unit 13. Sequential Logic BISTABLES, LATCHES, AND FLIP- FLOPS. I understand the difference between levelsensitive

Experiment 8 Introduction to Latches and Flip-Flops and registers

Synchronous Digital Logic Systems. Review of Digital Logic. Philosophy. Combinational Logic. A Full Adder. Combinational Logic

Momentary Changes in Outputs. State Machine Signaling. Oscillatory Behavior. Hazards/Glitches. Types of Hazards. Static Hazards

Analysis of Sequential Circuits

Flip-Flops and Sequential Circuit Design

Counters

Digital Logic Design Sequential Circuits. Dr. Basem ElHalawany

Chapter 11 Latches and Flip-Flops

RS flip-flop using NOR gate

Lecture 8: Sequential Logic

Introduction to Microprocessor & Digital Logic

Sequential Circuit Design: Part 1

Introduction. NAND Gate Latch. Digital Logic Design 1 FLIP-FLOP. Digital Logic Design 1

ECSE-4760 Real-Time Applications in Control & Communications EXPERIMENTS IN DIGITAL LOGIC DESIGN

Outputs Combinational circuit. Next state. Fig. 4-1 Block Diagram of a Sequential Circuit

EMT 125 Digital Electronic Principles I CHAPTER 6 : FLIP-FLOP

Counter dan Register

Introduction to Sequential Logic Circuits (Class /16/12)

Introduction to Sequential Circuits

Unit 11. Latches and Flip-Flops

Registers, Register Transfers and Counters Dr. Fethullah Karabiber

Sequential Circuits: Latches & Flip-Flops

Introduction to Digital Logic Missouri S&T University CPE 2210 Flip-Flops

D Latch (Transparent Latch)

Flip-flops, like logic gates are defined by their truth table. Flip-flops are controlled by an external clock pulse. C

Rangkaian Sekuensial. Flip-flop

Digital Design, Kyung Hee Univ. Chapter 5. Synchronous Sequential Logic

RS flip-flop using NOR gate

Fundamentals of Computer Systems

ELCT201: DIGITAL LOGIC DESIGN

Chapter 6 Registers and Counters

LATCHES & FLIP-FLOP. Chapter 7

Sequential Logic Circuits

ASYNCHRONOUS COUNTER CIRCUITS

CHAPTER1: Digital Logic Circuits

Logic Design IS1200, spring 2015 Review Slides

Sri Vidya College of Engineering And Technology. Virudhunagar Department of Electrical and Electronics Engineering

Logic Design. Flip Flops, Registers and Counters

Registers and Counters

Logic and Computer Design Fundamentals. Chapter 7. Registers and Counters

EECS 270 Midterm Exam Spring 2011

ALGORITHMS IN HW EECS150 ALGORITHMS IN HW. COMBINATIONAL vs. SEQUENTIAL. Sequential Circuits ALGORITHMS IN HW

Sequential Logic and Clocked Circuits

CprE 281: Digital Logic

MC9211 Computer Organization

CprE 281: Digital Logic

EE 109 Homework 6 State Machine Design Name: Score:

CHAPTER 6 COUNTERS & REGISTERS

Outline. CPE/EE 422/522 Advanced Logic Design L03. Review: Clocked D Flip-Flop with Rising-edge Trigger. Sequential Networks

Introduction. Serial In - Serial Out Shift Registers (SISO)

COMP sequential logic 1 Jan. 25, 2016

ELCT201: DIGITAL LOGIC DESIGN

Flip-Flops. Because of this the state of the latch may keep changing in circuits with feedback as long as the clock pulse remains active.

CHAPTER 4: Logic Circuits

EE292: Fundamentals of ECE

! Two inverters form a static memory cell " Will hold value as long as it has power applied

Sequential Logic. Sequential Circuits. ! Timing Methodologies " Cascading flip-flops for proper operation " Clock skew

CHAPTER 4: Logic Circuits

Name Of The Experiment: Sequential circuit design Latch, Flip-flop and Registers

The word digital implies information in computers is represented by variables that take a limited number of discrete values.

Sequential Digital Design. Laboratory Manual. Experiment #3. Flip Flop Storage Elements

Registers and Counters

CSE Latches and Flip-flops Dr. Izadi. NOR gate property: A B Z Cross coupled NOR gates: S M S R Q M

Logic Design ( Part 3) Sequential Logic- Finite State Machines (Chapter 3)

Transcription:

Tele 26 Sequential ircuits State epenent Present State Next State ompose of ombinational ircuits Storage Elements Often Require a lock Regular Pulse Train efinitions Perio With Rising Ege Trailing Ege The Spee of a Sequential ircuit is the Spee of the lock Sequential ircuits - Tele 26 uiling lock: Flip-Flops asic Unit of Sequential ircuits an ssume iscrete States State hanges a Function of the Inputs May or May Not e locke Sequential ircuits - 2

Tele 26 Set-Reset (SR) S S R Set Reset R x x Unefine Sequential ircuits - 3 Tele 26 Set-Reset with lock S S R Next State of x x No hange No hange Reset R Set Ineterminate Sequential ircuits - 4

Tele 26 (ata) Flip Flop Next State of x No hange = = Sequential ircuits - 5 Tele 26 - Flip Flop Next State of x x No hange No hange (=) Reset (=) Set (=) Invert State (=) Sequential ircuits - 6

Tele 26 T (Toggle) Flip Flop T T Next State of x No hange No hange (=) Invert State (=) Sequential ircuits - 7 Tele 26 Summary of Flip Flop haracteristic Tables S R (t+) T (t+) (t)??? (t) (t) (t+) (t) (t) (t+) Sequential ircuits - 8

Tele 26 nalysis proceure Ientify Inputs To the System To the Flip Flops Input Equations efine the Relationship etween the System Inputs an the FF Inputs Write State Table omponents Inputs States Outputs reate Relationships mong These omponents reate State iagrams Use for nalysis of Sequential ircuits Graphical Representation of the State Table Sequential ircuits - 9 Tele 26 Example Y 2 Z Y Y 2 Y Y 2 lock Sequential ircuits -

Tele 26 Example: Flip-Flop Input/Output Equations Flip Flop Input Equations =Y 2 =+Y 2 =Y Y 2 + Y 2 Output Equation: Z = Y Y 2 Sequential ircuits - Tele 26 Example: Flip-Flop Truth Tables Y Y 2 Y Y 2 Y Y 2 Y Y 2 Y (t+) Y Y 2 Y Y 2 Sequential ircuits - 2 Y 2 (t+)

Tele 26 Example: System Tables Transition Table State Table Output Table State Y Y 2 Y Y 2 (t+) Y Y 2 (t+) Z Sequential ircuits - 3 Tele 26 Example: State iagram / / / / / / / Format: Input/Output /Z / Sequential ircuits - 4

Tele 26 Sequential ircuit esign Proceure reate a State Table/State iagram From the Problem Statement erive Flip Flop Input Equations From the Next State onitions in the State Table erive Output Functions Simplify Use oolean lgebra Use -Maps raw Logic iagrams Sequential ircuits - 5 Tele 26 Example: Soa Machine Nee a System that Releases a ottle fter $.3 in oins Has een Receive Returns ppropriate hange Nickels imes Inputs Nickel ime uarter Sequential ircuits - 6

Tele 26 State iagram efinitions States = $. = $.5 = $. = $.5 E = $.2 F = $.25 G = $.5 Ege Labels N/RN,R,R N = Nickel, ime, uarter (Inputs) RN,R,R = Release Nickel, Release ime, Release ottle (Outputs) Sequential ircuits - 7 Tele 26 Example: State iagram States = =5 = =5 E=2 F=25 G=5 / (by clock) / G / / / / / F / / / / / / / / E / / / / Sequential ircuits - 8

Tele 26 Example: State Transition Table States = =5 = =5 E=2 F=25 G=5 Present E F Next State E F E F F G (Input (N)) Sequential ircuits - 9 Tele 26 Example: Observations an Strategy Given the Seven States Ientifie, it is Possible to Implement the System with log 2 7 = 3 Flip Flops Let us rbitrarily Select Flip Flops for This Project We Must Now Ientify the Transition Tables, Input Tables, an Output Tables for Each Flip Flop From These Tables, We an Write Input Output Equations an Reuce Them These Reuce Equations an Then be Use to Prouce a Logic iagram Sequential ircuits - 2

Tele 26 Example: Flip Flop Transition an Output Tables Present F/F Outputs Y Y 2 Y 3 (N) Next State (N) Output E F Y Y 2 Y 3 Y Y 2 Y 3 Y Y 2 Y 3 RN,R,R Y Sequential ircuits - 2 Tele 26 Example: Flip-Flop Transition Tables Y Flip Flop Y 2 Flip Flop 2 Y 3 Flip Flop 3 Sequential ircuits - 22

Tele 26 Example: Flip-Flop Input Tables What Inputs to Each Flip-Flop re Necessary to Prouce the Require Transition Tables? Y Y 2 Y 3 Flip Flop Flip Flop 2 2 2 3 3 Flip Flop 3 (t+) (t) (t) Sequential ircuits - 23 (t) (t+) Tele 26 Example: onclusion It is Now Possible to Write Separate Tables for Each Input:, 2, 3 an, 2, 3 From the Iniviual Tables, it is Possible to Write the Equation The Output Equations an be Written from the Output Table Presente Earlier Example: 2 2= YYY 2 3N + YYY 2 3N + YYY 2 3N + YYY 2 3N + YYYN 2 3 + YYY 2 3N Sequential ircuits - 24

Tele 26 uiling locks Using Sequential ircuits Registers Stanar Register Shift Register ounters inary Uses of ounters Event ounting Frequency ivier Sequential ircuits - 25 Tele 26 ata Registers Nee One Flip Flop for Each ata it -Type Flip Flops re Preferre Nee a Loa ontrol Signal Nee a lock Signal Sequential ircuits - 26

Tele 26 Four it ata Register I I I 2 I 3 Loa Sequential ircuits - 27 lock Tele 26 Shift Register Nee a Loa Signal Parallel Loa Serial Loa Nee a Shift Signal Shift Right Shift Left No Shift Nee a lock Signal Sequential ircuits - 28

Tele 26 Simple Four it Serial Loa Shift Register Input 2 3 4 Output lock ssume Positive Ege Triggere Flip-Flops Input Timing iagram 2 3 4 5 6 7 8 9 2 3 4 lock Sequential ircuits - 29 Tele 26 ounters esirable Features Loa lear ount Up or own Types of ounters Ripple ounters Pulses Ripple Through the ounter Variable State hanges cross ounter its inary ounters ll Flip Flops Use the Same lock onsistent State hange cross its Sequential ircuits - 3

Tele 26 Four it Ripple ounter 2 3 4 Event ssume Negative Ege Triggere Flip-Flops Event Timing iagram 2 3 4 5 6 7 8 9 2 3 4 Sequential ircuits - 3 Propagation elay Tele 26 Four it Synchronous inary ounter Event 2 3 4 ssume Positive Ege Triggere Flip-Flops lock Event Timing iagram 2 3 4 5 6 7 8 9 2 3 4 lock Sequential ircuits - 32